| /* |
| * Device Tree Source for UniPhier PH1-sLD3 SoC |
| * |
| * Copyright (C) 2014-2015 Masahiro Yamada <yamada.masahiro@socionext.com> |
| * |
| * SPDX-License-Identifier: GPL-2.0+ X11 |
| */ |
| |
| /include/ "skeleton.dtsi" |
| |
| / { |
| compatible = "socionext,ph1-sld3"; |
| |
| cpus { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| enable-method = "socionext,uniphier-smp"; |
| |
| cpu@0 { |
| device_type = "cpu"; |
| compatible = "arm,cortex-a9"; |
| reg = <0>; |
| }; |
| |
| cpu@1 { |
| device_type = "cpu"; |
| compatible = "arm,cortex-a9"; |
| reg = <1>; |
| }; |
| }; |
| |
| clocks { |
| refclk: ref { |
| #clock-cells = <0>; |
| compatible = "fixed-clock"; |
| clock-frequency = <24576000>; |
| }; |
| |
| arm_timer_clk: arm_timer_clk { |
| #clock-cells = <0>; |
| compatible = "fixed-clock"; |
| clock-frequency = <50000000>; |
| }; |
| |
| uart_clk: uart_clk { |
| #clock-cells = <0>; |
| compatible = "fixed-clock"; |
| clock-frequency = <36864000>; |
| }; |
| |
| iobus_clk: iobus_clk { |
| #clock-cells = <0>; |
| compatible = "fixed-clock"; |
| clock-frequency = <100000000>; |
| }; |
| }; |
| |
| soc { |
| compatible = "simple-bus"; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| ranges; |
| interrupt-parent = <&intc>; |
| |
| timer@20000200 { |
| compatible = "arm,cortex-a9-global-timer"; |
| reg = <0x20000200 0x20>; |
| interrupts = <1 11 0x304>; |
| clocks = <&arm_timer_clk>; |
| }; |
| |
| timer@20000600 { |
| compatible = "arm,cortex-a9-twd-timer"; |
| reg = <0x20000600 0x20>; |
| interrupts = <1 13 0x304>; |
| clocks = <&arm_timer_clk>; |
| }; |
| |
| intc: interrupt-controller@20001000 { |
| compatible = "arm,cortex-a9-gic"; |
| #interrupt-cells = <3>; |
| interrupt-controller; |
| reg = <0x20001000 0x1000>, |
| <0x20000100 0x100>; |
| }; |
| |
| serial0: serial@54006800 { |
| compatible = "socionext,uniphier-uart"; |
| status = "disabled"; |
| reg = <0x54006800 0x40>; |
| interrupts = <0 33 4>; |
| clocks = <&uart_clk>; |
| clock-frequency = <36864000>; |
| }; |
| |
| serial1: serial@54006900 { |
| compatible = "socionext,uniphier-uart"; |
| status = "disabled"; |
| reg = <0x54006900 0x40>; |
| interrupts = <0 35 4>; |
| clocks = <&uart_clk>; |
| clock-frequency = <36864000>; |
| }; |
| |
| serial2: serial@54006a00 { |
| compatible = "socionext,uniphier-uart"; |
| status = "disabled"; |
| reg = <0x54006a00 0x40>; |
| interrupts = <0 37 4>; |
| clocks = <&uart_clk>; |
| clock-frequency = <36864000>; |
| }; |
| |
| i2c0: i2c@58400000 { |
| compatible = "socionext,uniphier-i2c"; |
| status = "disabled"; |
| reg = <0x58400000 0x40>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| interrupts = <0 41 1>; |
| clocks = <&iobus_clk>; |
| clock-frequency = <100000>; |
| }; |
| |
| i2c1: i2c@58480000 { |
| compatible = "socionext,uniphier-i2c"; |
| status = "disabled"; |
| reg = <0x58480000 0x40>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| interrupts = <0 42 1>; |
| clocks = <&iobus_clk>; |
| clock-frequency = <100000>; |
| }; |
| |
| i2c2: i2c@58500000 { |
| compatible = "socionext,uniphier-i2c"; |
| status = "disabled"; |
| reg = <0x58500000 0x40>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| interrupts = <0 43 1>; |
| clocks = <&iobus_clk>; |
| clock-frequency = <100000>; |
| }; |
| |
| i2c3: i2c@58580000 { |
| compatible = "socionext,uniphier-i2c"; |
| status = "disabled"; |
| reg = <0x58580000 0x40>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| interrupts = <0 44 1>; |
| clocks = <&iobus_clk>; |
| clock-frequency = <100000>; |
| }; |
| |
| /* chip-internal connection for DMD */ |
| i2c4: i2c@58600000 { |
| compatible = "socionext,uniphier-i2c"; |
| reg = <0x58600000 0x40>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| interrupts = <0 45 1>; |
| clocks = <&iobus_clk>; |
| clock-frequency = <400000>; |
| }; |
| |
| system_bus: system-bus@58c00000 { |
| compatible = "socionext,uniphier-system-bus"; |
| reg = <0x58c00000 0x400>; |
| #address-cells = <2>; |
| #size-cells = <1>; |
| }; |
| |
| smpctrl@59800000 { |
| compatible = "socionext,uniphier-smpctrl"; |
| reg = <0x59801000 0x400>; |
| }; |
| |
| mio: mioctrl@59810000 { |
| compatible = "socionext,ph1-sld3-mioctrl"; |
| reg = <0x59810000 0x800>; |
| #clock-cells = <1>; |
| clock-names = "stdmac", "ehci"; |
| clocks = <&sysctrl 10>, <&sysctrl 18>; |
| }; |
| |
| usb0: usb@5a800100 { |
| compatible = "socionext,uniphier-ehci", "generic-ehci"; |
| status = "disabled"; |
| reg = <0x5a800100 0x100>; |
| interrupts = <0 80 4>; |
| clocks = <&mio 3>, <&mio 6>; |
| }; |
| |
| usb1: usb@5a810100 { |
| compatible = "socionext,uniphier-ehci", "generic-ehci"; |
| status = "disabled"; |
| reg = <0x5a810100 0x100>; |
| interrupts = <0 81 4>; |
| clocks = <&mio 4>, <&mio 6>; |
| }; |
| |
| usb2: usb@5a820100 { |
| compatible = "socionext,uniphier-ehci", "generic-ehci"; |
| status = "disabled"; |
| reg = <0x5a820100 0x100>; |
| interrupts = <0 82 4>; |
| clocks = <&mio 5>, <&mio 6>; |
| }; |
| |
| usb3: usb@5a830100 { |
| compatible = "socionext,uniphier-ehci", "generic-ehci"; |
| status = "disabled"; |
| reg = <0x5a830100 0x100>; |
| interrupts = <0 83 4>; |
| clocks = <&mio 7>, <&mio 6>; |
| }; |
| |
| sysctrl: sysctrl@f1840000 { |
| compatible = "socionext,ph1-sld3-sysctrl"; |
| reg = <0xf1840000 0x4000>; |
| #clock-cells = <1>; |
| clock-names = "ref"; |
| clocks = <&refclk>; |
| }; |
| |
| nand: nand@f8000000 { |
| compatible = "denali,denali-nand-dt"; |
| reg = <0xf8000000 0x20>, <0xf8100000 0x1000>; |
| reg-names = "nand_data", "denali_reg"; |
| }; |
| }; |
| }; |