Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / fbfd92bf9bdc39d6537806ab58a83a48e5a2c004 / arch / riscv / cpu / cpu.c
  1. fbfd92b riscv: add run mode configuration for SPL by Lukas Auer · 5 years ago
  2. 4d2583d riscv: Access CSRs using CSR numbers by Bin Meng · 5 years ago
  3. f9281b8 riscv: prior_stage_fdt_address should only be used when OF_PRIOR_STAGE is enabled by Rick Chen · 5 years ago
  4. bdce389 riscv: Introduce CONFIG_XIP to support booting from flash by Rick Chen · 5 years ago
  5. 3dea63c riscv: add support for multi-hart systems by Lukas Auer · 6 years ago
  6. 485e822 riscv: Do some basic architecture level cpu initialization by Bin Meng · 6 years ago
  7. aef59e5 riscv: Update supports_extension() to use desc from cpu driver by Bin Meng · 6 years ago
  8. 3c276b2 riscv: Remove non-DM version of print_cpuinfo() by Bin Meng · 6 years ago
  9. 39cad5b riscv: Probe cpus during boot by Bin Meng · 6 years ago
  10. 5d8b2e7 riscv: save hart ID and device tree passed by prior boot stage by Lukas Auer · 6 years ago
  11. 2fab2e9 riscv: Add a helper routine to print CPU information by Bin Meng · 6 years ago