Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / a3f4c123f569474e80ea012b8db0de46afdb6443 / cpu / mpc8xxx / ddr
  1. 7008d26 fsl ddr skip interleaving if not supported. by Ed Swarthout · 16 years ago
  2. 1f293b4 Add debug information for DDR controller registers by Haiying Wang · 16 years ago
  3. c9ffd83 Check DDR interleaving mode by Haiying Wang · 16 years ago
  4. dfb4910 Pass dimm parameters to populate populate controller options by Haiying Wang · 16 years ago
  5. dbbbb3a Make DDR interleaving mode work correctly by Haiying Wang · 16 years ago
  6. 6d0f6bc rename CFG_ macros to CONFIG_SYS by Jean-Christophe PLAGNIOL-VILLARD · 16 years ago
  7. f12e454 Coding style cleanup, update CHANGELOG by Wolfgang Denk · 16 years ago
  8. 302e52e Fix compiler warning in mpc8xxx ddr code by Kumar Gala · 16 years ago
  9. 233fdd5 FSL DDR: Add DDR2 DIMM paramter support by Kumar Gala · 16 years ago
  10. 05c05a2 FSL DDR: Add DDR1 DIMM paramter support by Kumar Gala · 16 years ago
  11. 58e5e9a FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code. by Kumar Gala · 16 years ago