Gitiles
Code Review
Sign In
gerrit.cesnet.cz
/
github
/
trini
/
u-boot
/
83ae698ff26b81b569ca32f7f2b008ad0da15e66
/
board
/
stxgp3
/
ddr.c
b4983e1
fsl-ddr: use the 1T timing as default configuration
by Dave Liu
· 16 years ago
dfb4910
Pass dimm parameters to populate populate controller options
by Haiying Wang
· 16 years ago
c360d9b
FSL DDR: Convert STXGP3 to new DDR code.
by Kumar Gala
· 16 years ago