Gitiles
Code Review
Sign In
gerrit.cesnet.cz
/
github
/
trini
/
u-boot
/
600fe46fb3dab7f07604f9009904f31584415114
/
cpu
/
mpc8xxx
/
ddr
/
ctrl_regs.c
1f293b4
Add debug information for DDR controller registers
by Haiying Wang
· 16 years ago
dbbbb3a
Make DDR interleaving mode work correctly
by Haiying Wang
· 16 years ago
302e52e
Fix compiler warning in mpc8xxx ddr code
by Kumar Gala
· 16 years ago
58e5e9a
FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.
by Kumar Gala
· 16 years ago