Gitiles
Code Review
Sign In
gerrit.cesnet.cz
/
github
/
trini
/
u-boot
/
3da2552a22580d5cb703bce9f07f1444136589a3
/
arch
/
riscv
/
cpu
/
cpu.c
236f2ec
treewide: Convert macro and uses of __section(foo) to __section("foo")
by Marek Behún
· 3 years, 5 months ago
edd9ad8
riscv: cpu: Add callback to init each core
by Green Wan
· 3 years, 6 months ago
768502e
riscv: Clear pending IPIs on initialization
by Sean Anderson
· 4 years, 1 month ago
a0018fc
riscv: Make SiFive HiFive Unleashed board boot again
by Bin Meng
· 4 years, 3 months ago
b8bc120
riscv: Add option to support RISC-V privileged spec 1.9
by Sean Anderson
· 4 years, 4 months ago
40686c3
riscv: Clean up IPI initialization code
by Sean Anderson
· 4 years, 4 months ago
cd93d62
common: Drop linux/bitops.h from common header
by Simon Glass
· 4 years, 6 months ago
WIP/2020-05-18-reduce-size-of-common.h
691d719
common: Drop init.h from common header
by Simon Glass
· 4 years, 6 months ago
fbfd92b
riscv: add run mode configuration for SPL
by Lukas Auer
· 5 years ago
4d2583d
riscv: Access CSRs using CSR numbers
by Bin Meng
· 5 years ago
f9281b8
riscv: prior_stage_fdt_address should only be used when OF_PRIOR_STAGE is enabled
by Rick Chen
· 5 years ago
bdce389
riscv: Introduce CONFIG_XIP to support booting from flash
by Rick Chen
· 5 years ago
3dea63c
riscv: add support for multi-hart systems
by Lukas Auer
· 6 years ago
485e822
riscv: Do some basic architecture level cpu initialization
by Bin Meng
· 6 years ago
aef59e5
riscv: Update supports_extension() to use desc from cpu driver
by Bin Meng
· 6 years ago
3c276b2
riscv: Remove non-DM version of print_cpuinfo()
by Bin Meng
· 6 years ago
39cad5b
riscv: Probe cpus during boot
by Bin Meng
· 6 years ago
5d8b2e7
riscv: save hart ID and device tree passed by prior boot stage
by Lukas Auer
· 6 years ago
2fab2e9
riscv: Add a helper routine to print CPU information
by Bin Meng
· 6 years ago