Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / 12304871bc7839145f2b4238923e9023616d7399 / cpu / mpc8xxx / ddr
  1. e7563af fsl-ddr: Fix handling of >4G of memory when !CONFIG_PHYS_64BIT by Kumar Gala · 15 years ago
  2. c360cea fsl-ddr: add the DDR3 SPD infrastructure by Dave Liu · 16 years ago
  3. 6a81978 fsl-ddr: Fix two bugs in the ddr infrastructure by Dave Liu · 16 years ago
  4. edf0e25 fsl-ddr: Allow system to boot if we have more than 4G of memory by Kumar Gala · 16 years ago
  5. 1542fbd fsl-ddr: ignore memctl_intlv_ctl setting if only one DDR controller by Kumar Gala · 16 years ago
  6. b4983e1 fsl-ddr: use the 1T timing as default configuration by Dave Liu · 16 years ago
  7. 22cca7e fsl-ddr: make the self refresh idle threshold configurable by Dave Liu · 16 years ago
  8. 22ff3d0 fsl-ddr: clean up the ddr code for DDR3 controller by Dave Liu · 16 years ago
  9. 80ee3ce fsl-ddr: update the bit mask for DDR3 controller by Dave Liu · 16 years ago
  10. 7008d26 fsl ddr skip interleaving if not supported. by Ed Swarthout · 16 years ago
  11. 1f293b4 Add debug information for DDR controller registers by Haiying Wang · 16 years ago
  12. c9ffd83 Check DDR interleaving mode by Haiying Wang · 16 years ago
  13. dfb4910 Pass dimm parameters to populate populate controller options by Haiying Wang · 16 years ago
  14. dbbbb3a Make DDR interleaving mode work correctly by Haiying Wang · 16 years ago
  15. 6d0f6bc rename CFG_ macros to CONFIG_SYS by Jean-Christophe PLAGNIOL-VILLARD · 16 years ago
  16. f12e454 Coding style cleanup, update CHANGELOG by Wolfgang Denk · 16 years ago
  17. 302e52e Fix compiler warning in mpc8xxx ddr code by Kumar Gala · 16 years ago
  18. 233fdd5 FSL DDR: Add DDR2 DIMM paramter support by Kumar Gala · 16 years ago
  19. 05c05a2 FSL DDR: Add DDR1 DIMM paramter support by Kumar Gala · 16 years ago
  20. 58e5e9a FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code. by Kumar Gala · 16 years ago