blob: b5562ad9788aa379c8c970af29a56918938d6b66 [file] [log] [blame]
wdenkaffae2b2002-08-17 09:36:01 +00001/*
Stefan Roesea47a12b2010-04-15 16:07:28 +02002 * linux/arch/powerpc/kernel/traps.c
wdenkaffae2b2002-08-17 09:36:01 +00003 *
4 * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
5 *
6 * Modified by Cort Dougan (cort@cs.nmt.edu)
7 * and Paul Mackerras (paulus@cs.anu.edu.au)
8 *
9 * (C) Copyright 2000
10 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
11 *
12 * See file CREDITS for list of people who contributed to this
13 * project.
14 *
15 * This program is free software; you can redistribute it and/or
16 * modify it under the terms of the GNU General Public License as
17 * published by the Free Software Foundation; either version 2 of
18 * the License, or (at your option) any later version.
19 *
20 * This program is distributed in the hope that it will be useful,
21 * but WITHOUT ANY WARRANTY; without even the implied warranty of
22 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23 * GNU General Public License for more details.
24 *
25 * You should have received a copy of the GNU General Public License
26 * along with this program; if not, write to the Free Software
27 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
28 * MA 02111-1307 USA
29 */
30
31/*
32 * This file handles the architecture-dependent parts of hardware exceptions
33 */
34
35#include <common.h>
36#include <command.h>
Stefan Roese6f6c26e2010-01-26 13:33:29 +010037#include <kgdb.h>
wdenkaffae2b2002-08-17 09:36:01 +000038#include <asm/processor.h>
39
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +020040DECLARE_GLOBAL_DATA_PTR;
41
wdenkaffae2b2002-08-17 09:36:01 +000042/* Returns 0 if exception not found and fixup otherwise. */
43extern unsigned long search_exception_table(unsigned long);
44
45/* THIS NEEDS CHANGING to use the board info structure.
46 */
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +020047#define END_OF_MEM (gd->bd->bi_memstart + gd->bd->bi_memsize)
wdenkaffae2b2002-08-17 09:36:01 +000048
49static __inline__ void set_tsr(unsigned long val)
50{
51#if defined(CONFIG_440)
52 asm volatile("mtspr 0x150, %0" : : "r" (val));
53#else
54 asm volatile("mttsr %0" : : "r" (val));
55#endif
56}
57
58static __inline__ unsigned long get_esr(void)
59{
60 unsigned long val;
61
62#if defined(CONFIG_440)
63 asm volatile("mfspr %0, 0x03e" : "=r" (val) :);
64#else
65 asm volatile("mfesr %0" : "=r" (val) :);
66#endif
67 return val;
68}
69
70#define ESR_MCI 0x80000000
71#define ESR_PIL 0x08000000
72#define ESR_PPR 0x04000000
73#define ESR_PTR 0x02000000
74#define ESR_DST 0x00800000
75#define ESR_DIZ 0x00400000
76#define ESR_U0F 0x00008000
77
Jon Loeliger3a1ed1e2007-07-09 18:57:22 -050078#if defined(CONFIG_CMD_BEDBUG)
wdenkaffae2b2002-08-17 09:36:01 +000079extern void do_bedbug_breakpoint(struct pt_regs *);
80#endif
81
82/*
83 * Trap & Exception support
84 */
85
86void
87print_backtrace(unsigned long *sp)
88{
Wolfgang Denk83b4cfa2007-06-20 18:14:24 +020089 int cnt = 0;
90 unsigned long i;
wdenkaffae2b2002-08-17 09:36:01 +000091
Wolfgang Denk83b4cfa2007-06-20 18:14:24 +020092 printf("Call backtrace: ");
93 while (sp) {
94 if ((uint)sp > END_OF_MEM)
95 break;
wdenkaffae2b2002-08-17 09:36:01 +000096
Wolfgang Denk83b4cfa2007-06-20 18:14:24 +020097 i = sp[1];
98 if (cnt++ % 7 == 0)
99 printf("\n");
100 printf("%08lX ", i);
101 if (cnt > 32) break;
102 sp = (unsigned long *)*sp;
103 }
104 printf("\n");
wdenkaffae2b2002-08-17 09:36:01 +0000105}
106
107void show_regs(struct pt_regs * regs)
108{
109 int i;
110
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200111 printf("NIP: %08lX XER: %08lX LR: %08lX REGS: %p TRAP: %04lx DEAR: %08lX\n",
wdenkaffae2b2002-08-17 09:36:01 +0000112 regs->nip, regs->xer, regs->link, regs, regs->trap, regs->dar);
113 printf("MSR: %08lx EE: %01x PR: %01x FP: %01x ME: %01x IR/DR: %01x%01x\n",
114 regs->msr, regs->msr&MSR_EE ? 1 : 0, regs->msr&MSR_PR ? 1 : 0,
115 regs->msr & MSR_FP ? 1 : 0,regs->msr&MSR_ME ? 1 : 0,
116 regs->msr&MSR_IR ? 1 : 0,
117 regs->msr&MSR_DR ? 1 : 0);
118
119 printf("\n");
120 for (i = 0; i < 32; i++) {
Wolfgang Denk83b4cfa2007-06-20 18:14:24 +0200121 if ((i % 8) == 0) {
wdenkaffae2b2002-08-17 09:36:01 +0000122 printf("GPR%02d: ", i);
123 }
124
125 printf("%08lX ", regs->gpr[i]);
Wolfgang Denk83b4cfa2007-06-20 18:14:24 +0200126 if ((i % 8) == 7) {
wdenkaffae2b2002-08-17 09:36:01 +0000127 printf("\n");
128 }
129 }
130}
131
132
133void
134_exception(int signr, struct pt_regs *regs)
135{
136 show_regs(regs);
137 print_backtrace((unsigned long *)regs->gpr[1]);
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200138 panic("Exception");
wdenkaffae2b2002-08-17 09:36:01 +0000139}
140
141void
142MachineCheckException(struct pt_regs *regs)
143{
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200144 unsigned long fixup, val;
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200145#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
146 u32 value2;
Stefan Roese27a528f2007-07-30 11:04:57 +0200147 int corr_ecc = 0;
148 int uncorr_ecc = 0;
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200149#endif
Wolfgang Denk83b4cfa2007-06-20 18:14:24 +0200150
wdenkaffae2b2002-08-17 09:36:01 +0000151 if ((fixup = search_exception_table(regs->nip)) != 0) {
152 regs->nip = fixup;
Grzegorz Bernackic9240982007-07-31 18:51:48 +0200153 val = mfspr(MCSR);
154 /* Clear MCSR */
Stefan Roese9ca8d792007-08-02 08:33:56 +0200155 mtspr(SPRN_MCSR, val);
wdenkaffae2b2002-08-17 09:36:01 +0000156 return;
157 }
158
Jon Loeliger3a1ed1e2007-07-09 18:57:22 -0500159#if defined(CONFIG_CMD_KGDB)
wdenkaffae2b2002-08-17 09:36:01 +0000160 if (debugger_exception_handler && (*debugger_exception_handler)(regs))
161 return;
162#endif
163
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200164 printf("Machine Check Exception.\n");
wdenkaffae2b2002-08-17 09:36:01 +0000165 printf("Caused by (from msr): ");
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200166 printf("regs %p ", regs);
167
168 val = get_esr();
169
Grant Ericksonc821b5f2008-05-22 14:44:14 -0700170#if !defined(CONFIG_440) && !defined(CONFIG_405EX)
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200171 if (val& ESR_IMCP) {
172 printf("Instruction");
173 mtspr(ESR, val & ~ESR_IMCP);
Wolfgang Denk83b4cfa2007-06-20 18:14:24 +0200174 } else {
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200175 printf("Data");
Wolfgang Denk83b4cfa2007-06-20 18:14:24 +0200176 }
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200177 printf(" machine check.\n");
178
Grant Ericksonc821b5f2008-05-22 14:44:14 -0700179#elif defined(CONFIG_440) || defined(CONFIG_405EX)
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200180 if (val& ESR_IMCP){
181 printf("Instruction Synchronous Machine Check exception\n");
182 mtspr(SPRN_ESR, val & ~ESR_IMCP);
Wolfgang Denk83b4cfa2007-06-20 18:14:24 +0200183 } else {
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200184 val = mfspr(MCSR);
185 if (val & MCSR_IB)
186 printf("Instruction Read PLB Error\n");
Grant Ericksonc821b5f2008-05-22 14:44:14 -0700187#if defined(CONFIG_440)
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200188 if (val & MCSR_DRB)
189 printf("Data Read PLB Error\n");
190 if (val & MCSR_DWB)
191 printf("Data Write PLB Error\n");
Grant Ericksonc821b5f2008-05-22 14:44:14 -0700192#else
193 if (val & MCSR_DB)
194 printf("Data PLB Error\n");
195#endif
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200196 if (val & MCSR_TLBP)
197 printf("TLB Parity Error\n");
198 if (val & MCSR_ICP){
199 /*flush_instruction_cache(); */
200 printf("I-Cache Parity Error\n");
201 }
202 if (val & MCSR_DCSP)
203 printf("D-Cache Search Parity Error\n");
204 if (val & MCSR_DCFP)
205 printf("D-Cache Flush Parity Error\n");
206 if (val & MCSR_IMPE)
207 printf("Machine Check exception is imprecise\n");
208
209 /* Clear MCSR */
210 mtspr(SPRN_MCSR, val);
211 }
Stefan Roesebe24ef62010-07-21 19:06:26 +0200212
213#if defined(CONFIG_DDR_ECC) && defined(CONFIG_SDRAM_PPC4xx_IBM_DDR2)
214 /*
215 * Read and print ECC status register/info:
216 * The faulting address is only known upon uncorrectable ECC
217 * errors.
218 */
219 mfsdram(SDRAM_ECCES, val);
220 if (val & SDRAM_ECCES_CE)
221 printf("ECC: Correctable error\n");
222 if (val & SDRAM_ECCES_UE) {
223 printf("ECC: Uncorrectable error at 0x%02x%08x\n",
224 mfdcr(SDRAM_ERRADDULL), mfdcr(SDRAM_ERRADDLLL));
225 }
226#endif /* CONFIG_DDR_ECC ... */
227
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200228#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
229 mfsdram(DDR0_00, val) ;
Stefan Roeseb0021442008-07-10 09:58:06 +0200230 printf("DDR0: DDR0_00 %lx\n", val);
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200231 val = (val >> 16) & 0xff;
232 if (val & 0x80)
233 printf("DDR0: At least one interrupt active\n");
234 if (val & 0x40)
235 printf("DDR0: DRAM initialization complete.\n");
Stefan Roese27a528f2007-07-30 11:04:57 +0200236 if (val & 0x20) {
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200237 printf("DDR0: Multiple uncorrectable ECC events.\n");
Stefan Roese27a528f2007-07-30 11:04:57 +0200238 uncorr_ecc = 1;
239 }
240 if (val & 0x10) {
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200241 printf("DDR0: Single uncorrectable ECC event.\n");
Stefan Roese27a528f2007-07-30 11:04:57 +0200242 uncorr_ecc = 1;
243 }
244 if (val & 0x08) {
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200245 printf("DDR0: Multiple correctable ECC events.\n");
Stefan Roese27a528f2007-07-30 11:04:57 +0200246 corr_ecc = 1;
247 }
248 if (val & 0x04) {
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200249 printf("DDR0: Single correctable ECC event.\n");
Stefan Roese27a528f2007-07-30 11:04:57 +0200250 corr_ecc = 1;
251 }
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200252 if (val & 0x02)
253 printf("Multiple accesses outside the defined"
254 " physical memory space detected\n");
255 if (val & 0x01)
256 printf("DDR0: Single access outside the defined"
257 " physical memory space detected.\n");
258
259 mfsdram(DDR0_01, val);
260 val = (val >> 8) & 0x7;
261 switch (val ) {
262 case 0:
263 printf("DDR0: Write Out-of-Range command\n");
264 break;
265 case 1:
266 printf("DDR0: Read Out-of-Range command\n");
267 break;
268 case 2:
269 printf("DDR0: Masked write Out-of-Range command\n");
270 break;
271 case 4:
272 printf("DDR0: Wrap write Out-of-Range command\n");
273 break;
274 case 5:
275 printf("DDR0: Wrap read Out-of-Range command\n");
276 break;
277 default:
278 mfsdram(DDR0_01, value2);
Stefan Roeseb0021442008-07-10 09:58:06 +0200279 printf("DDR0: No DDR0 error know 0x%lx %x\n", val, value2);
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200280 }
281 mfsdram(DDR0_23, val);
Stefan Roese27a528f2007-07-30 11:04:57 +0200282 if (((val >> 16) & 0xff) && corr_ecc)
Stefan Roeseb0021442008-07-10 09:58:06 +0200283 printf("DDR0: Syndrome for correctable ECC event 0x%lx\n",
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200284 (val >> 16) & 0xff);
285 mfsdram(DDR0_23, val);
Stefan Roese27a528f2007-07-30 11:04:57 +0200286 if (((val >> 8) & 0xff) && uncorr_ecc)
Stefan Roeseb0021442008-07-10 09:58:06 +0200287 printf("DDR0: Syndrome for uncorrectable ECC event 0x%lx\n",
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200288 (val >> 8) & 0xff);
289 mfsdram(DDR0_33, val);
290 if (val)
291 printf("DDR0: Address of command that caused an "
Stefan Roeseb0021442008-07-10 09:58:06 +0200292 "Out-of-Range interrupt %lx\n", val);
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200293 mfsdram(DDR0_34, val);
Stefan Roese27a528f2007-07-30 11:04:57 +0200294 if (val && uncorr_ecc)
Stefan Roeseb0021442008-07-10 09:58:06 +0200295 printf("DDR0: Address of uncorrectable ECC event %lx\n", val);
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200296 mfsdram(DDR0_35, val);
Stefan Roese27a528f2007-07-30 11:04:57 +0200297 if (val && uncorr_ecc)
Stefan Roeseb0021442008-07-10 09:58:06 +0200298 printf("DDR0: Address of uncorrectable ECC event %lx\n", val);
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200299 mfsdram(DDR0_36, val);
Stefan Roese27a528f2007-07-30 11:04:57 +0200300 if (val && uncorr_ecc)
Stefan Roeseb0021442008-07-10 09:58:06 +0200301 printf("DDR0: Data of uncorrectable ECC event 0x%08lx\n", val);
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200302 mfsdram(DDR0_37, val);
Stefan Roese27a528f2007-07-30 11:04:57 +0200303 if (val && uncorr_ecc)
Stefan Roeseb0021442008-07-10 09:58:06 +0200304 printf("DDR0: Data of uncorrectable ECC event 0x%08lx\n", val);
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200305 mfsdram(DDR0_38, val);
Stefan Roese27a528f2007-07-30 11:04:57 +0200306 if (val && corr_ecc)
Stefan Roeseb0021442008-07-10 09:58:06 +0200307 printf("DDR0: Address of correctable ECC event %lx\n", val);
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200308 mfsdram(DDR0_39, val);
Stefan Roese27a528f2007-07-30 11:04:57 +0200309 if (val && corr_ecc)
Stefan Roeseb0021442008-07-10 09:58:06 +0200310 printf("DDR0: Address of correctable ECC event %lx\n", val);
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200311 mfsdram(DDR0_40, val);
Stefan Roese27a528f2007-07-30 11:04:57 +0200312 if (val && corr_ecc)
Stefan Roeseb0021442008-07-10 09:58:06 +0200313 printf("DDR0: Data of correctable ECC event 0x%08lx\n", val);
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200314 mfsdram(DDR0_41, val);
Stefan Roese27a528f2007-07-30 11:04:57 +0200315 if (val && corr_ecc)
Stefan Roeseb0021442008-07-10 09:58:06 +0200316 printf("DDR0: Data of correctable ECC event 0x%08lx\n", val);
Niklaus Gigera1bd6202007-06-25 17:03:13 +0200317#endif /* CONFIG_440EPX */
318#endif /* CONFIG_440 */
wdenkaffae2b2002-08-17 09:36:01 +0000319 show_regs(regs);
320 print_backtrace((unsigned long *)regs->gpr[1]);
321 panic("machine check");
322}
323
324void
325AlignmentException(struct pt_regs *regs)
326{
Jon Loeliger3a1ed1e2007-07-09 18:57:22 -0500327#if defined(CONFIG_CMD_KGDB)
wdenkaffae2b2002-08-17 09:36:01 +0000328 if (debugger_exception_handler && (*debugger_exception_handler)(regs))
329 return;
330#endif
331
332 show_regs(regs);
333 print_backtrace((unsigned long *)regs->gpr[1]);
334 panic("Alignment Exception");
335}
336
337void
338ProgramCheckException(struct pt_regs *regs)
339{
wdenk8bde7f72003-06-27 21:31:46 +0000340 long esr_val;
wdenkaffae2b2002-08-17 09:36:01 +0000341
Jon Loeliger3a1ed1e2007-07-09 18:57:22 -0500342#if defined(CONFIG_CMD_KGDB)
wdenkaffae2b2002-08-17 09:36:01 +0000343 if (debugger_exception_handler && (*debugger_exception_handler)(regs))
344 return;
345#endif
346
347 show_regs(regs);
348
wdenk8bde7f72003-06-27 21:31:46 +0000349 esr_val = get_esr();
350 if( esr_val & ESR_PIL )
wdenkaffae2b2002-08-17 09:36:01 +0000351 printf( "** Illegal Instruction **\n" );
wdenk8bde7f72003-06-27 21:31:46 +0000352 else if( esr_val & ESR_PPR )
wdenkaffae2b2002-08-17 09:36:01 +0000353 printf( "** Privileged Instruction **\n" );
wdenk8bde7f72003-06-27 21:31:46 +0000354 else if( esr_val & ESR_PTR )
wdenkaffae2b2002-08-17 09:36:01 +0000355 printf( "** Trap Instruction **\n" );
356
357 print_backtrace((unsigned long *)regs->gpr[1]);
358 panic("Program Check Exception");
359}
360
361void
Grzegorz Bernackiefa35cf2007-06-15 11:19:28 +0200362DecrementerPITException(struct pt_regs *regs)
wdenkaffae2b2002-08-17 09:36:01 +0000363{
wdenk8bde7f72003-06-27 21:31:46 +0000364 /*
365 * Reset PIT interrupt
366 */
367 set_tsr(0x08000000);
wdenkaffae2b2002-08-17 09:36:01 +0000368
wdenk8bde7f72003-06-27 21:31:46 +0000369 /*
370 * Call timer_interrupt routine in interrupts.c
371 */
372 timer_interrupt(NULL);
wdenkaffae2b2002-08-17 09:36:01 +0000373}
374
375
376void
377UnknownException(struct pt_regs *regs)
378{
Jon Loeliger3a1ed1e2007-07-09 18:57:22 -0500379#if defined(CONFIG_CMD_KGDB)
wdenkaffae2b2002-08-17 09:36:01 +0000380 if (debugger_exception_handler && (*debugger_exception_handler)(regs))
381 return;
382#endif
383
384 printf("Bad trap at PC: %lx, SR: %lx, vector=%lx\n",
385 regs->nip, regs->msr, regs->trap);
386 _exception(0, regs);
387}
388
389void
390DebugException(struct pt_regs *regs)
391{
392 printf("Debugger trap at @ %lx\n", regs->nip );
393 show_regs(regs);
Jon Loeliger3a1ed1e2007-07-09 18:57:22 -0500394#if defined(CONFIG_CMD_BEDBUG)
wdenkaffae2b2002-08-17 09:36:01 +0000395 do_bedbug_breakpoint( regs );
396#endif
397}
398
399/* Probe an address by reading. If not present, return -1, otherwise
400 * return 0.
401 */
402int
403addr_probe(uint *addr)
404{
405#if 0
406 int retval;
407
408 __asm__ __volatile__( \
409 "1: lwz %0,0(%1)\n" \
Wolfgang Denk83b4cfa2007-06-20 18:14:24 +0200410 " eieio\n" \
411 " li %0,0\n" \
412 "2:\n" \
413 ".section .fixup,\"ax\"\n" \
414 "3: li %0,-1\n" \
415 " b 2b\n" \
416 ".section __ex_table,\"a\"\n" \
417 " .align 2\n" \
418 " .long 1b,3b\n" \
419 ".text" \
420 : "=r" (retval) : "r"(addr));
wdenkaffae2b2002-08-17 09:36:01 +0000421
422 return (retval);
423#endif
424 return 0;
425}