blob: 72fa6bc82600109a28b5b037ed4932b4b48fe618 [file] [log] [blame]
Fabio Estevam419adbf2011-09-06 09:05:43 +00001/*
2 * (C) Copyright 2011 Freescale Semiconductor, Inc.
3 *
4 * Author: Fabio Estevam <fabio.estevam@freescale.com>
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 */
19
20#include <common.h>
21#include <asm/io.h>
Fabio Estevamaf2a4092012-10-23 06:34:49 +000022#include <asm/gpio.h>
Fabio Estevam419adbf2011-09-06 09:05:43 +000023#include <asm/arch/imx-regs.h>
24#include <asm/arch/imx25-pinmux.h>
25#include <asm/arch/sys_proto.h>
Fabio Estevamaf2a4092012-10-23 06:34:49 +000026#include <asm/arch/clock.h>
27#include <mmc.h>
28#include <fsl_esdhc.h>
Fabio Estevame00c89d2012-10-23 06:34:53 +000029#include <i2c.h>
30#include <pmic.h>
31#include <fsl_pmic.h>
32#include <mc34704.h>
Fabio Estevamaf2a4092012-10-23 06:34:49 +000033
Fabio Estevame00c89d2012-10-23 06:34:53 +000034#define FEC_RESET_B IMX_GPIO_NR(2, 3)
35#define FEC_ENABLE_B IMX_GPIO_NR(4, 8)
Fabio Estevamaf2a4092012-10-23 06:34:49 +000036#define CARD_DETECT IMX_GPIO_NR(2, 1)
Fabio Estevam419adbf2011-09-06 09:05:43 +000037
38DECLARE_GLOBAL_DATA_PTR;
39
Fabio Estevamaf2a4092012-10-23 06:34:49 +000040#ifdef CONFIG_FSL_ESDHC
41struct fsl_esdhc_cfg esdhc_cfg[1] = {
42 {IMX_MMC_SDHC1_BASE},
43};
44#endif
45
Fabio Estevame00c89d2012-10-23 06:34:53 +000046static void mx25pdk_fec_init(void)
47{
48 struct iomuxc_mux_ctl *muxctl;
49 struct iomuxc_pad_ctl *padctl;
50 u32 gpio_mux_mode = MX25_PIN_MUX_MODE(5);
51 u32 gpio_mux_mode0_sion = MX25_PIN_MUX_MODE(0) | MX25_PIN_MUX_SION;
52
53 /* FEC pin init is generic */
54 mx25_fec_init_pins();
55
56 muxctl = (struct iomuxc_mux_ctl *)IMX_IOPADMUX_BASE;
57 padctl = (struct iomuxc_pad_ctl *)IMX_IOPADCTL_BASE;
58 /*
59 * Set up FEC_RESET_B and FEC_ENABLE_B
60 *
61 * FEC_RESET_B: gpio2_3 is ALT 5 mode of pin D12
62 * FEC_ENABLE_B: gpio4_8 is ALT 5 mode of pin A17
63 */
64 writel(gpio_mux_mode, &muxctl->pad_d12);
65 writel(gpio_mux_mode, &muxctl->pad_a17);
66
67 writel(0x0, &padctl->pad_d12);
68 writel(0x0, &padctl->pad_a17);
69
70 /* Assert RESET and ENABLE low */
71 gpio_direction_output(FEC_RESET_B, 0);
72 gpio_direction_output(FEC_ENABLE_B, 0);
73
74 udelay(10);
75
76 /* Deassert RESET and ENABLE */
77 gpio_set_value(FEC_RESET_B, 1);
78 gpio_set_value(FEC_ENABLE_B, 1);
79
80 /* Setup I2C pins so that PMIC can turn on PHY supply */
81 writel(gpio_mux_mode0_sion, &muxctl->pad_i2c1_clk);
82 writel(gpio_mux_mode0_sion, &muxctl->pad_i2c1_dat);
83 writel(0x1E8, &padctl->pad_i2c1_clk);
84 writel(0x1E8, &padctl->pad_i2c1_dat);
85}
86
Fabio Estevam419adbf2011-09-06 09:05:43 +000087int dram_init(void)
88{
89 /* dram_init must store complete ramsize in gd->ram_size */
90 gd->ram_size = get_ram_size((void *)CONFIG_SYS_SDRAM_BASE,
91 PHYS_SDRAM_1_SIZE);
92 return 0;
93}
94
Fabio Estevam419adbf2011-09-06 09:05:43 +000095int board_early_init_f(void)
96{
97 mx25_uart1_init_pins();
98
99 return 0;
100}
101
102int board_init(void)
103{
Fabio Estevam419adbf2011-09-06 09:05:43 +0000104 /* address of boot parameters */
105 gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
106
107 return 0;
108}
109
Fabio Estevame00c89d2012-10-23 06:34:53 +0000110int board_late_init(void)
111{
112 struct pmic *p;
113
114 mx25pdk_fec_init();
115
116 pmic_init();
117 p = get_pmic();
118 /* Turn on Ethernet PHY supply */
119 pmic_reg_write(p, MC34704_GENERAL2_REG, ONOFFE);
120
121 return 0;
122}
123
Fabio Estevamaf2a4092012-10-23 06:34:49 +0000124#ifdef CONFIG_FSL_ESDHC
125int board_mmc_getcd(struct mmc *mmc)
126{
127 struct iomuxc_mux_ctl *muxctl;
128 struct iomuxc_pad_ctl *padctl;
129 u32 gpio_mux_mode = MX25_PIN_MUX_MODE(5);
130
131 /*
132 * Set up the Card Detect pin.
133 *
134 * SD1_GPIO_CD: gpio2_1 is ALT 5 mode of pin A15
135 *
136 */
137 muxctl = (struct iomuxc_mux_ctl *)IMX_IOPADMUX_BASE;
138 padctl = (struct iomuxc_pad_ctl *)IMX_IOPADCTL_BASE;
139
140 writel(gpio_mux_mode, &muxctl->pad_a15);
141 writel(0x0, &padctl->pad_a15);
142
143 gpio_direction_input(CARD_DETECT);
144 return !gpio_get_value(CARD_DETECT);
145}
146
147int board_mmc_init(bd_t *bis)
148{
149 struct iomuxc_mux_ctl *muxctl;
150 u32 sdhc1_mux_mode = MX25_PIN_MUX_MODE(0) | MX25_PIN_MUX_SION;
151
152 muxctl = (struct iomuxc_mux_ctl *)IMX_IOPADMUX_BASE;
153 writel(sdhc1_mux_mode, &muxctl->pad_sd1_cmd);
154 writel(sdhc1_mux_mode, &muxctl->pad_sd1_clk);
155 writel(sdhc1_mux_mode, &muxctl->pad_sd1_data0);
156 writel(sdhc1_mux_mode, &muxctl->pad_sd1_data1);
157 writel(sdhc1_mux_mode, &muxctl->pad_sd1_data2);
158 writel(sdhc1_mux_mode, &muxctl->pad_sd1_data3);
159
160 esdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC1_CLK);
161 return fsl_esdhc_initialize(bis, &esdhc_cfg[0]);
162}
163#endif
164
Fabio Estevam419adbf2011-09-06 09:05:43 +0000165int checkboard(void)
166{
167 puts("Board: MX25PDK\n");
168
169 return 0;
170}