blob: d12b13f07a25b4054f9e6d032ed8d7e0f222988c [file] [log] [blame]
wdenkda27dcf2002-09-10 19:19:06 +00001/*
2 * (C) Copyright 2000
3 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4 * Marius Groeger <mgroeger@sysgo.de>
5 *
6 * Configuation settings for the EP7312 board.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
30/*
wdenkda27dcf2002-09-10 19:19:06 +000031 * High Level Configuration Options
32 * (easy to change)
33 */
34#define CONFIG_ARM7 1 /* This is a ARM7 CPU */
35#define CONFIG_EP7312 1 /* on an EP7312 Board */
36#define CONFIG_ARM_THUMB 1 /* this is an ARM720TDMI */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020037#undef CONFIG_ARM7_REVD /* disable ARM720 REV.D Workarounds */
wdenkda27dcf2002-09-10 19:19:06 +000038
39#undef CONFIG_USE_IRQ /* don't need them anymore */
40
41/*
42 * Size of malloc() pool
43 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020044#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
45#define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
wdenkda27dcf2002-09-10 19:19:06 +000046
47/*
48 * Hardware drivers
49 */
50#define CONFIG_DRIVER_CS8900 1 /* we have a CS8900 on-board */
51#define CS8900_BASE 0x20000000
52#define CS8900_BUS16 1
53#undef CS8900_BUS32
54
55/*
56 * select serial console configuration
57 */
58#define CONFIG_SERIAL1 1 /* we use Serial line 1 */
59
60/* allow to overwrite serial and ethaddr */
61#define CONFIG_ENV_OVERWRITE
62
63#define CONFIG_BAUDRATE 9600
64
Jon Loeliger2fd90ce2007-07-09 21:48:26 -050065/*
66 * BOOTP options
67 */
68#define CONFIG_BOOTP_SUBNETMASK
69#define CONFIG_BOOTP_GATEWAY
70#define CONFIG_BOOTP_HOSTNAME
71#define CONFIG_BOOTP_BOOTPATH
72#define CONFIG_BOOTP_BOOTFILESIZE
wdenkda27dcf2002-09-10 19:19:06 +000073
wdenkda27dcf2002-09-10 19:19:06 +000074
Jon Loeliger1bec3d32007-07-04 22:32:10 -050075/*
76 * Command line configuration.
77 */
78#include <config_cmd_default.h>
79
80#define CONFIG_CMD_JFFS2
81
wdenkda27dcf2002-09-10 19:19:06 +000082
83#define CONFIG_BOOTDELAY 3
Wolfgang Denk53677ef2008-05-20 16:00:29 +020084#define CONFIG_BOOTARGS "devfs=mount root=ramfs console=ttyS0,9600"
85#define CONFIG_ETHADDR 08:00:3e:21:c7:f7
wdenkda27dcf2002-09-10 19:19:06 +000086/*#define CONFIG_NETMASK 255.255.0.0 */
87/*#define CONFIG_IPADDR 172.22.2.128 */
88/*#define CONFIG_SERVERIP 172.22.2.126 */
89/*#define CONFIG_BOOTFILE "impa7" */
90#define CONFIG_BOOTCOMMAND "bootp;bootm"
91
Jon Loeliger1bec3d32007-07-04 22:32:10 -050092#if defined(CONFIG_CMD_KGDB)
wdenkda27dcf2002-09-10 19:19:06 +000093#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
94#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
95#endif
96
97/*
98 * Miscellaneous configurable options
99 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200100#define CONFIG_SYS_LONGHELP /* undef to save memory */
101#define CONFIG_SYS_PROMPT "EP7312 # " /* Monitor Command Prompt */
102#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
103#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
104#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
105#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenkda27dcf2002-09-10 19:19:06 +0000106
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200107#define CONFIG_SYS_MEMTEST_START 0xc0400000 /* memtest works on */
108#define CONFIG_SYS_MEMTEST_END 0xc0800000 /* 4 ... 8 MB in DRAM */
wdenkda27dcf2002-09-10 19:19:06 +0000109
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200110#define CONFIG_SYS_LOAD_ADDR 0xc0500000 /* default load address */
wdenkda27dcf2002-09-10 19:19:06 +0000111
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200112#define CONFIG_SYS_HZ 2000 /* decrementer freq: 2 kHz */
wdenkda27dcf2002-09-10 19:19:06 +0000113
114 /* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200115#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
wdenkda27dcf2002-09-10 19:19:06 +0000116
117/*-----------------------------------------------------------------------
118 * Stack sizes
119 *
120 * The stack sizes are set up in start.S using the settings below
121 */
122#define CONFIG_STACKSIZE (128*1024) /* regular stack */
123#ifdef CONFIG_USE_IRQ
124#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
125#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
126#endif
127
128/*-----------------------------------------------------------------------
129 * Physical Memory Map
130 */
131#define CONFIG_NR_DRAM_BANKS 1 /* we have 2 banks of DRAM */
132#define PHYS_SDRAM_1 0xc0000000 /* SDRAM Bank #1 */
133#define PHYS_SDRAM_1_SIZE 0x01000000 /* 16 MB */
134
135#define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
136#define PHYS_FLASH_SIZE 0x01000000 /* 16 MB */
137
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200138#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
wdenkda27dcf2002-09-10 19:19:06 +0000139
140/*-----------------------------------------------------------------------
141 * FLASH and environment organization
142 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
144#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
wdenkda27dcf2002-09-10 19:19:06 +0000145
146/* timeout values are in ticks */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200147#define CONFIG_SYS_FLASH_ERASE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
148#define CONFIG_SYS_FLASH_WRITE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Write */
wdenkda27dcf2002-09-10 19:19:06 +0000149
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200150#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200151#define CONFIG_ENV_ADDR (PHYS_FLASH_1 + 0x20000) /* Addr of Environment Sector */
152#define CONFIG_ENV_SIZE 0x20000 /* Total Size of Environment Sector */
wdenkda27dcf2002-09-10 19:19:06 +0000153
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200154/*
155 * JFFS2 partitions
156 *
157 */
158/* No command line, one static partition, whole device */
Stefan Roese68d7d652009-03-19 13:30:36 +0100159#undef CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200160#define CONFIG_JFFS2_DEV "nor0"
161#define CONFIG_JFFS2_PART_SIZE 0xFFFFFFFF
162#define CONFIG_JFFS2_PART_OFFSET 0x00000000
163
164/* mtdparts command line support */
165/* Note: fake mtd_id used, no linux mtd map file */
166/*
Stefan Roese68d7d652009-03-19 13:30:36 +0100167#define CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200168#define MTDIDS_DEFAULT "nor0=ep7312-0"
169#define MTDPARTS_DEFAULT "mtdparts=ep7312-0:-(jffs2)"
170*/
wdenkda27dcf2002-09-10 19:19:06 +0000171
172#endif /* __CONFIG_H */