Gitiles
Code Review Sign In
gerrit.cesnet.cz / github / trini / u-boot / d78a3d20456a4e9fdb93e8f01b26cfdb6f4c206b / . / configs / chromebook_jerry_defconfig
blob: 526306f32d25ee9de5468f0f069a705db76745e9 [file] [log] [blame]
Simon Glasse2e947f2015-08-30 16:55:42 -0600[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
3CONFIG_SYS_MALLOC_F_LEN=0x2000
4CONFIG_ROCKCHIP_RK3288=y
5CONFIG_TARGET_CHROMEBOOK_JERRY=y
Simon Glassdae594f2016-01-21 19:45:17 -0700[diff] [blame]6CONFIG_ROCKCHIP_FAST_SPL=y
Thomas Choue4aa8ed2015-11-11 21:39:33 +0800[diff] [blame]7CONFIG_SPL_STACK_R_ADDR=0x80000
Simon Glass27a19612016-01-21 19:44:13 -0700[diff] [blame]8CONFIG_DM_KEYBOARD=y
Simon Glasse2e947f2015-08-30 16:55:42 -0600[diff] [blame]9CONFIG_DEFAULT_DEVICE_TREE="rk3288-jerry"
10CONFIG_SPL_STACK_R=y
Simon Glassec4ac4e2016-01-21 19:43:35 -0700[diff] [blame]11CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Simon Glasse2e947f2015-08-30 16:55:42 -0600[diff] [blame]12# CONFIG_CMD_IMLS is not set
13# CONFIG_CMD_SETEXPR is not set
14CONFIG_CMD_PMIC=y
15CONFIG_CMD_REGULATOR=y
16CONFIG_SPL_OF_CONTROL=y
Simon Glass898d6432016-01-21 19:43:38 -0700[diff] [blame]17CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent"
Simon Glasse2e947f2015-08-30 16:55:42 -0600[diff] [blame]18CONFIG_REGMAP=y
huang lin41c7f662015-11-17 14:20:13 +0800[diff] [blame]19CONFIG_SPL_REGMAP=y
Simon Glasse2e947f2015-08-30 16:55:42 -0600[diff] [blame]20CONFIG_SYSCON=y
Simon Glassec4ac4e2016-01-21 19:43:35 -0700[diff] [blame]21CONFIG_SPL_SYSCON=y
Simon Glass79918092016-01-21 19:43:49 -0700[diff] [blame]22# CONFIG_SPL_SIMPLE_BUS is not set
Bin Meng80df6912015-09-28 05:14:15 -0700[diff] [blame]23CONFIG_CLK=y
24CONFIG_SPL_CLK=y
25CONFIG_ROCKCHIP_GPIO=y
Simon Glass27a19612016-01-21 19:44:13 -0700[diff] [blame]26CONFIG_I2C_CROS_EC_TUNNEL=y
Bin Meng80df6912015-09-28 05:14:15 -0700[diff] [blame]27CONFIG_SYS_I2C_ROCKCHIP=y
Simon Glass27a19612016-01-21 19:44:13 -0700[diff] [blame]28CONFIG_I2C_MUX=y
29CONFIG_CROS_EC_KEYB=y
30CONFIG_CMD_CROS_EC=y
31CONFIG_CROS_EC=y
32CONFIG_CROS_EC_SPI=y
Simon Glass79d020e2016-01-21 19:43:36 -0700[diff] [blame]33CONFIG_PWRSEQ=y
Bin Meng80df6912015-09-28 05:14:15 -0700[diff] [blame]34CONFIG_RESET=y
35CONFIG_DM_MMC=y
36CONFIG_ROCKCHIP_DWMMC=y
Simon Glasse2e947f2015-08-30 16:55:42 -0600[diff] [blame]37CONFIG_PINCTRL=y
Simon Glasse2e947f2015-08-30 16:55:42 -0600[diff] [blame]38CONFIG_SPL_PINCTRL=y
Simon Glassdd8e4292015-12-29 05:22:45 -0700[diff] [blame]39# CONFIG_SPL_PINCTRL_FULL is not set
Simon Glasse2e947f2015-08-30 16:55:42 -0600[diff] [blame]40CONFIG_ROCKCHIP_PINCTRL=y
Simon Glasse2e947f2015-08-30 16:55:42 -0600[diff] [blame]41CONFIG_DM_PMIC=y
Simon Glass27a19612016-01-21 19:44:13 -0700[diff] [blame]42# CONFIG_SPL_PMIC_CHILDREN is not set
Simon Glass156ac852016-01-21 19:43:48 -0700[diff] [blame]43CONFIG_PMIC_RK808=y
Simon Glasse2e947f2015-08-30 16:55:42 -0600[diff] [blame]44CONFIG_DM_REGULATOR=y
Simon Glass156ac852016-01-21 19:43:48 -0700[diff] [blame]45CONFIG_REGULATOR_RK808=y
Simon Glasse2e947f2015-08-30 16:55:42 -0600[diff] [blame]46CONFIG_RAM=y
47CONFIG_SPL_RAM=y
Bin Meng80df6912015-09-28 05:14:15 -0700[diff] [blame]48CONFIG_DEBUG_UART=y
49CONFIG_DEBUG_UART_BASE=0xff690000
50CONFIG_DEBUG_UART_CLOCK=24000000
51CONFIG_DEBUG_UART_SHIFT=2
Thomas Chou9e390032015-11-19 21:48:14 +0800[diff] [blame]52CONFIG_SYS_NS16550=y
Simon Glassec4ac4e2016-01-21 19:43:35 -0700[diff] [blame]53CONFIG_ROCKCHIP_SPI=y
Simon Glasse2e947f2015-08-30 16:55:42 -0600[diff] [blame]54CONFIG_USE_PRIVATE_LIBGCC=y
Simon Glassdd8e4292015-12-29 05:22:45 -0700[diff] [blame]55CONFIG_USE_TINY_PRINTF=y
Simon Glasse2e947f2015-08-30 16:55:42 -0600[diff] [blame]56CONFIG_CMD_DHRYSTONE=y
57CONFIG_ERRNO_STR=y