blob: a307f27ef5b2ea658c49c5d4d10b8cb77d1f01d0 [file] [log] [blame]
Fabio Estevam29f75a52011-12-20 05:46:34 +00001/*
2 * Freescale MX28EVK board
3 *
4 * (C) Copyright 2011 Freescale Semiconductor, Inc.
5 *
6 * Author: Fabio Estevam <fabio.estevam@freescale.com>
7 *
8 * Based on m28evk.c:
9 * Copyright (C) 2011 Marek Vasut <marek.vasut@gmail.com>
10 * on behalf of DENX Software Engineering GmbH
11 *
Wolfgang Denk1a459662013-07-08 09:37:19 +020012 * SPDX-License-Identifier: GPL-2.0+
Fabio Estevam29f75a52011-12-20 05:46:34 +000013 */
14
15#include <common.h>
16#include <asm/gpio.h>
17#include <asm/io.h>
18#include <asm/arch/imx-regs.h>
19#include <asm/arch/iomux-mx28.h>
20#include <asm/arch/clock.h>
21#include <asm/arch/sys_proto.h>
22#include <linux/mii.h>
23#include <miiphy.h>
24#include <netdev.h>
25#include <errno.h>
26
27DECLARE_GLOBAL_DATA_PTR;
28
29/*
30 * Functions
31 */
32int board_early_init_f(void)
33{
34 /* IO0 clock at 480MHz */
Otavio Salvadorbf48fcb2013-01-11 03:19:03 +000035 mxs_set_ioclk(MXC_IOCLK0, 480000);
Fabio Estevam29f75a52011-12-20 05:46:34 +000036 /* IO1 clock at 480MHz */
Otavio Salvadorbf48fcb2013-01-11 03:19:03 +000037 mxs_set_ioclk(MXC_IOCLK1, 480000);
Fabio Estevam29f75a52011-12-20 05:46:34 +000038
39 /* SSP0 clock at 96MHz */
Otavio Salvadorbf48fcb2013-01-11 03:19:03 +000040 mxs_set_sspclk(MXC_SSPCLK0, 96000, 0);
Otavio Salvador4f434e32012-08-27 23:56:40 +000041 /* SSP2 clock at 160MHz */
Otavio Salvadorbf48fcb2013-01-11 03:19:03 +000042 mxs_set_sspclk(MXC_SSPCLK2, 160000, 0);
Fabio Estevam29f75a52011-12-20 05:46:34 +000043
Matthias Fuchs598aa2b2012-01-18 01:33:08 +000044#ifdef CONFIG_CMD_USB
45 mxs_iomux_setup_pad(MX28_PAD_SSP2_SS1__USB1_OVERCURRENT);
46 mxs_iomux_setup_pad(MX28_PAD_AUART2_RX__GPIO_3_8 |
47 MXS_PAD_4MA | MXS_PAD_3V3 | MXS_PAD_NOPULL);
48 gpio_direction_output(MX28_PAD_AUART2_RX__GPIO_3_8, 1);
49#endif
50
Fabio Estevam68661db2013-05-10 09:14:09 +000051 /* Power on LCD */
52 gpio_direction_output(MX28_PAD_LCD_RESET__GPIO_3_30, 1);
53
54 /* Set contrast to maximum */
55 gpio_direction_output(MX28_PAD_PWM2__GPIO_3_18, 1);
56
Fabio Estevam29f75a52011-12-20 05:46:34 +000057 return 0;
58}
59
60int dram_init(void)
61{
Otavio Salvador72f8ebf2012-08-19 04:58:30 +000062 return mxs_dram_init();
Fabio Estevam29f75a52011-12-20 05:46:34 +000063}
64
65int board_init(void)
66{
67 /* Adress of boot parameters */
68 gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
69
70 return 0;
71}
72
73#ifdef CONFIG_CMD_MMC
74static int mx28evk_mmc_wp(int id)
75{
76 if (id != 0) {
77 printf("MXS MMC: Invalid card selected (card id = %d)\n", id);
78 return 1;
79 }
80
81 return gpio_get_value(MX28_PAD_SSP1_SCK__GPIO_2_12);
82}
83
84int board_mmc_init(bd_t *bis)
85{
86 /* Configure WP as input */
87 gpio_direction_input(MX28_PAD_SSP1_SCK__GPIO_2_12);
88
89 /* Configure MMC0 Power Enable */
90 gpio_direction_output(MX28_PAD_PWM3__GPIO_3_28, 0);
91
Marek Vasut90bc2bf2013-01-22 15:01:03 +000092 return mxsmmc_initialize(bis, 0, mx28evk_mmc_wp, NULL);
Fabio Estevam29f75a52011-12-20 05:46:34 +000093}
94#endif
95
96#ifdef CONFIG_CMD_NET
97
Fabio Estevam29f75a52011-12-20 05:46:34 +000098int board_eth_init(bd_t *bis)
99{
Otavio Salvador9c471142012-08-05 09:05:31 +0000100 struct mxs_clkctrl_regs *clkctrl_regs =
101 (struct mxs_clkctrl_regs *)MXS_CLKCTRL_BASE;
Fabio Estevam29f75a52011-12-20 05:46:34 +0000102 struct eth_device *dev;
103 int ret;
104
105 ret = cpu_eth_init(bis);
106
107 /* MX28EVK uses ENET_CLK PAD to drive FEC clock */
108 writel(CLKCTRL_ENET_TIME_SEL_RMII_CLK | CLKCTRL_ENET_CLK_OUT_EN,
109 &clkctrl_regs->hw_clkctrl_enet);
110
111 /* Power-on FECs */
112 gpio_direction_output(MX28_PAD_SSP1_DATA3__GPIO_2_15, 0);
113
114 /* Reset FEC PHYs */
115 gpio_direction_output(MX28_PAD_ENET0_RX_CLK__GPIO_4_13, 0);
116 udelay(200);
117 gpio_set_value(MX28_PAD_ENET0_RX_CLK__GPIO_4_13, 1);
118
119 ret = fecmxc_initialize_multi(bis, 0, 0, MXS_ENET0_BASE);
120 if (ret) {
121 puts("FEC MXS: Unable to init FEC0\n");
122 return ret;
123 }
124
125 ret = fecmxc_initialize_multi(bis, 1, 3, MXS_ENET1_BASE);
126 if (ret) {
127 puts("FEC MXS: Unable to init FEC1\n");
128 return ret;
129 }
130
131 dev = eth_get_dev_by_name("FEC0");
132 if (!dev) {
133 puts("FEC MXS: Unable to get FEC0 device entry\n");
134 return -EINVAL;
135 }
136
Fabio Estevam29f75a52011-12-20 05:46:34 +0000137 dev = eth_get_dev_by_name("FEC1");
138 if (!dev) {
139 puts("FEC MXS: Unable to get FEC1 device entry\n");
140 return -EINVAL;
141 }
142
Fabio Estevam29f75a52011-12-20 05:46:34 +0000143 return ret;
144}
145
146#endif