blob: fec3a7eace50ce220355e03bdd5629eed23be80a [file] [log] [blame]
wdenk041b1de2002-09-07 21:30:09 +00001/*
2 * linux/include/asm-arm/io.h
3 *
4 * Copyright (C) 1996-2000 Russell King
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 *
10 * Modifications:
11 * 16-Sep-1996 RMK Inlined the inx/outx functions & optimised for both
12 * constant addresses and variable addresses.
13 * 04-Dec-1997 RMK Moved a lot of this stuff to the new architecture
14 * specific IO header files.
15 * 27-Mar-1999 PJB Second parameter of memcpy_toio is const..
16 * 04-Apr-1999 PJB Added check_signature.
17 * 12-Dec-1999 RMK More cleanups
18 * 18-Jun-2000 RMK Removed virt_to_* and friends definitions
19 */
20#ifndef __ASM_ARM_IO_H
21#define __ASM_ARM_IO_H
22
wdenkb783eda2003-06-25 22:26:29 +000023#ifdef __KERNEL__
24
wdenk041b1de2002-09-07 21:30:09 +000025#include <linux/types.h>
26#include <asm/byteorder.h>
27#include <asm/memory.h>
wdenkb783eda2003-06-25 22:26:29 +000028#if 0 /* XXX###XXX */
wdenk041b1de2002-09-07 21:30:09 +000029#include <asm/arch/hardware.h>
wdenkb783eda2003-06-25 22:26:29 +000030#endif /* XXX###XXX */
wdenk041b1de2002-09-07 21:30:09 +000031
Haiying Wang3a197b22007-02-21 16:52:31 +010032static inline void sync(void)
33{
34}
35
wdenk041b1de2002-09-07 21:30:09 +000036/*
Haavard Skinnemoen4d7d6932007-12-13 12:56:33 +010037 * Given a physical address and a length, return a virtual address
38 * that can be used to access the memory range with the caching
39 * properties specified by "flags".
40 */
Haavard Skinnemoen4d7d6932007-12-13 12:56:33 +010041#define MAP_NOCACHE (0)
42#define MAP_WRCOMBINE (0)
43#define MAP_WRBACK (0)
44#define MAP_WRTHROUGH (0)
45
46static inline void *
47map_physmem(phys_addr_t paddr, unsigned long len, unsigned long flags)
48{
49 return (void *)paddr;
50}
51
52/*
53 * Take down a mapping set up by map_physmem().
54 */
55static inline void unmap_physmem(void *vaddr, unsigned long flags)
56{
57
58}
59
Kumar Gala65e43a12008-12-13 17:20:27 -060060static inline phys_addr_t virt_to_phys(void * vaddr)
61{
62 return (phys_addr_t)(vaddr);
63}
64
Haavard Skinnemoen4d7d6932007-12-13 12:56:33 +010065/*
wdenk041b1de2002-09-07 21:30:09 +000066 * Generic virtual read/write. Note that we don't support half-word
67 * read/writes. We define __arch_*[bl] here, and leave __arch_*w
68 * to the architecture specific code.
69 */
70#define __arch_getb(a) (*(volatile unsigned char *)(a))
wdenk8ed96042005-01-09 23:16:25 +000071#define __arch_getw(a) (*(volatile unsigned short *)(a))
72#define __arch_getl(a) (*(volatile unsigned int *)(a))
wdenk041b1de2002-09-07 21:30:09 +000073
74#define __arch_putb(v,a) (*(volatile unsigned char *)(a) = (v))
wdenk8ed96042005-01-09 23:16:25 +000075#define __arch_putw(v,a) (*(volatile unsigned short *)(a) = (v))
76#define __arch_putl(v,a) (*(volatile unsigned int *)(a) = (v))
wdenk041b1de2002-09-07 21:30:09 +000077
78extern void __raw_writesb(unsigned int addr, const void *data, int bytelen);
79extern void __raw_writesw(unsigned int addr, const void *data, int wordlen);
80extern void __raw_writesl(unsigned int addr, const void *data, int longlen);
81
82extern void __raw_readsb(unsigned int addr, void *data, int bytelen);
83extern void __raw_readsw(unsigned int addr, void *data, int wordlen);
84extern void __raw_readsl(unsigned int addr, void *data, int longlen);
85
86#define __raw_writeb(v,a) __arch_putb(v,a)
87#define __raw_writew(v,a) __arch_putw(v,a)
88#define __raw_writel(v,a) __arch_putl(v,a)
89
90#define __raw_readb(a) __arch_getb(a)
91#define __raw_readw(a) __arch_getw(a)
92#define __raw_readl(a) __arch_getl(a)
93
Wolfgang Denkac7eb8a32005-09-14 23:53:32 +020094#define writeb(v,a) __arch_putb(v,a)
95#define writew(v,a) __arch_putw(v,a)
96#define writel(v,a) __arch_putl(v,a)
97
98#define readb(a) __arch_getb(a)
99#define readw(a) __arch_getw(a)
100#define readl(a) __arch_getl(a)
101
wdenk041b1de2002-09-07 21:30:09 +0000102/*
103 * The compiler seems to be incapable of optimising constants
104 * properly. Spell it out to the compiler in some cases.
105 * These are only valid for small values of "off" (< 1<<12)
106 */
107#define __raw_base_writeb(val,base,off) __arch_base_putb(val,base,off)
108#define __raw_base_writew(val,base,off) __arch_base_putw(val,base,off)
109#define __raw_base_writel(val,base,off) __arch_base_putl(val,base,off)
110
111#define __raw_base_readb(base,off) __arch_base_getb(base,off)
112#define __raw_base_readw(base,off) __arch_base_getw(base,off)
113#define __raw_base_readl(base,off) __arch_base_getl(base,off)
114
115/*
116 * Now, pick up the machine-defined IO definitions
117 */
wdenkb783eda2003-06-25 22:26:29 +0000118#if 0 /* XXX###XXX */
wdenk041b1de2002-09-07 21:30:09 +0000119#include <asm/arch/io.h>
wdenkb783eda2003-06-25 22:26:29 +0000120#endif /* XXX###XXX */
wdenk041b1de2002-09-07 21:30:09 +0000121
122/*
wdenk06d01db2003-03-14 20:47:52 +0000123 * IO port access primitives
124 * -------------------------
125 *
126 * The ARM doesn't have special IO access instructions; all IO is memory
127 * mapped. Note that these are defined to perform little endian accesses
128 * only. Their primary purpose is to access PCI and ISA peripherals.
129 *
130 * Note that for a big endian machine, this implies that the following
Marcel Ziswiler6fdd0022008-05-02 02:35:59 +0200131 * big endian mode connectivity is in place, as described by numerous
wdenk06d01db2003-03-14 20:47:52 +0000132 * ARM documents:
133 *
134 * PCI: D0-D7 D8-D15 D16-D23 D24-D31
135 * ARM: D24-D31 D16-D23 D8-D15 D0-D7
136 *
137 * The machine specific io.h include defines __io to translate an "IO"
138 * address to a memory address.
wdenk041b1de2002-09-07 21:30:09 +0000139 *
140 * Note that we prevent GCC re-ordering or caching values in expressions
141 * by introducing sequence points into the in*() definitions. Note that
142 * __raw_* do not guarantee this behaviour.
wdenk06d01db2003-03-14 20:47:52 +0000143 *
144 * The {in,out}[bwl] macros are for emulating x86-style PCI/ISA IO space.
wdenk041b1de2002-09-07 21:30:09 +0000145 */
146#ifdef __io
147#define outb(v,p) __raw_writeb(v,__io(p))
wdenk06d01db2003-03-14 20:47:52 +0000148#define outw(v,p) __raw_writew(cpu_to_le16(v),__io(p))
149#define outl(v,p) __raw_writel(cpu_to_le32(v),__io(p))
wdenk041b1de2002-09-07 21:30:09 +0000150
wdenk06d01db2003-03-14 20:47:52 +0000151#define inb(p) ({ unsigned int __v = __raw_readb(__io(p)); __v; })
152#define inw(p) ({ unsigned int __v = le16_to_cpu(__raw_readw(__io(p))); __v; })
153#define inl(p) ({ unsigned int __v = le32_to_cpu(__raw_readl(__io(p))); __v; })
wdenk041b1de2002-09-07 21:30:09 +0000154
155#define outsb(p,d,l) __raw_writesb(__io(p),d,l)
156#define outsw(p,d,l) __raw_writesw(__io(p),d,l)
157#define outsl(p,d,l) __raw_writesl(__io(p),d,l)
158
159#define insb(p,d,l) __raw_readsb(__io(p),d,l)
160#define insw(p,d,l) __raw_readsw(__io(p),d,l)
161#define insl(p,d,l) __raw_readsl(__io(p),d,l)
162#endif
163
164#define outb_p(val,port) outb((val),(port))
165#define outw_p(val,port) outw((val),(port))
166#define outl_p(val,port) outl((val),(port))
167#define inb_p(port) inb((port))
168#define inw_p(port) inw((port))
169#define inl_p(port) inl((port))
170
171#define outsb_p(port,from,len) outsb(port,from,len)
172#define outsw_p(port,from,len) outsw(port,from,len)
173#define outsl_p(port,from,len) outsl(port,from,len)
174#define insb_p(port,to,len) insb(port,to,len)
175#define insw_p(port,to,len) insw(port,to,len)
176#define insl_p(port,to,len) insl(port,to,len)
177
178/*
179 * ioremap and friends.
180 *
181 * ioremap takes a PCI memory address, as specified in
182 * linux/Documentation/IO-mapping.txt. If you want a
183 * physical address, use __ioremap instead.
184 */
185extern void * __ioremap(unsigned long offset, size_t size, unsigned long flags);
186extern void __iounmap(void *addr);
187
188/*
189 * Generic ioremap support.
190 *
191 * Define:
192 * iomem_valid_addr(off,size)
193 * iomem_to_phys(off)
194 */
195#ifdef iomem_valid_addr
196#define __arch_ioremap(off,sz,nocache) \
197 ({ \
198 unsigned long _off = (off), _size = (sz); \
199 void *_ret = (void *)0; \
200 if (iomem_valid_addr(_off, _size)) \
201 _ret = __ioremap(iomem_to_phys(_off),_size,0); \
202 _ret; \
203 })
204
205#define __arch_iounmap __iounmap
206#endif
207
208#define ioremap(off,sz) __arch_ioremap((off),(sz),0)
209#define ioremap_nocache(off,sz) __arch_ioremap((off),(sz),1)
210#define iounmap(_addr) __arch_iounmap(_addr)
211
212/*
213 * DMA-consistent mapping functions. These allocate/free a region of
214 * uncached, unwrite-buffered mapped memory space for use with DMA
215 * devices. This is the "generic" version. The PCI specific version
216 * is in pci.h
217 */
218extern void *consistent_alloc(int gfp, size_t size, dma_addr_t *handle);
219extern void consistent_free(void *vaddr, size_t size, dma_addr_t handle);
220extern void consistent_sync(void *vaddr, size_t size, int rw);
221
222/*
223 * String version of IO memory access ops:
224 */
225extern void _memcpy_fromio(void *, unsigned long, size_t);
226extern void _memcpy_toio(unsigned long, const void *, size_t);
227extern void _memset_io(unsigned long, int, size_t);
228
229extern void __readwrite_bug(const char *fn);
230
231/*
232 * If this architecture has PCI memory IO, then define the read/write
233 * macros. These should only be used with the cookie passed from
234 * ioremap.
235 */
236#ifdef __mem_pci
237
wdenk06d01db2003-03-14 20:47:52 +0000238#define readb(c) ({ unsigned int __v = __raw_readb(__mem_pci(c)); __v; })
239#define readw(c) ({ unsigned int __v = le16_to_cpu(__raw_readw(__mem_pci(c))); __v; })
240#define readl(c) ({ unsigned int __v = le32_to_cpu(__raw_readl(__mem_pci(c))); __v; })
wdenk041b1de2002-09-07 21:30:09 +0000241
wdenk06d01db2003-03-14 20:47:52 +0000242#define writeb(v,c) __raw_writeb(v,__mem_pci(c))
243#define writew(v,c) __raw_writew(cpu_to_le16(v),__mem_pci(c))
244#define writel(v,c) __raw_writel(cpu_to_le32(v),__mem_pci(c))
wdenk041b1de2002-09-07 21:30:09 +0000245
wdenk06d01db2003-03-14 20:47:52 +0000246#define memset_io(c,v,l) _memset_io(__mem_pci(c),(v),(l))
247#define memcpy_fromio(a,c,l) _memcpy_fromio((a),__mem_pci(c),(l))
248#define memcpy_toio(c,a,l) _memcpy_toio(__mem_pci(c),(a),(l))
wdenk041b1de2002-09-07 21:30:09 +0000249
wdenk06d01db2003-03-14 20:47:52 +0000250#define eth_io_copy_and_sum(s,c,l,b) \
251 eth_copy_and_sum((s),__mem_pci(c),(l),(b))
wdenk041b1de2002-09-07 21:30:09 +0000252
253static inline int
254check_signature(unsigned long io_addr, const unsigned char *signature,
255 int length)
256{
257 int retval = 0;
258 do {
259 if (readb(io_addr) != *signature)
260 goto out;
261 io_addr++;
262 signature++;
263 length--;
264 } while (length);
265 retval = 1;
266out:
267 return retval;
268}
269
270#elif !defined(readb)
271
272#define readb(addr) (__readwrite_bug("readb"),0)
273#define readw(addr) (__readwrite_bug("readw"),0)
274#define readl(addr) (__readwrite_bug("readl"),0)
275#define writeb(v,addr) __readwrite_bug("writeb")
276#define writew(v,addr) __readwrite_bug("writew")
277#define writel(v,addr) __readwrite_bug("writel")
278
279#define eth_io_copy_and_sum(a,b,c,d) __readwrite_bug("eth_io_copy_and_sum")
280
281#define check_signature(io,sig,len) (0)
282
283#endif /* __mem_pci */
284
285/*
wdenk041b1de2002-09-07 21:30:09 +0000286 * If this architecture has ISA IO, then define the isa_read/isa_write
287 * macros.
288 */
289#ifdef __mem_isa
290
291#define isa_readb(addr) __raw_readb(__mem_isa(addr))
292#define isa_readw(addr) __raw_readw(__mem_isa(addr))
293#define isa_readl(addr) __raw_readl(__mem_isa(addr))
294#define isa_writeb(val,addr) __raw_writeb(val,__mem_isa(addr))
295#define isa_writew(val,addr) __raw_writew(val,__mem_isa(addr))
296#define isa_writel(val,addr) __raw_writel(val,__mem_isa(addr))
297#define isa_memset_io(a,b,c) _memset_io(__mem_isa(a),(b),(c))
298#define isa_memcpy_fromio(a,b,c) _memcpy_fromio((a),__mem_isa(b),(c))
299#define isa_memcpy_toio(a,b,c) _memcpy_toio(__mem_isa((a)),(b),(c))
300
301#define isa_eth_io_copy_and_sum(a,b,c,d) \
302 eth_copy_and_sum((a),__mem_isa(b),(c),(d))
303
wdenk041b1de2002-09-07 21:30:09 +0000304static inline int
305isa_check_signature(unsigned long io_addr, const unsigned char *signature,
306 int length)
307{
308 int retval = 0;
309 do {
310 if (isa_readb(io_addr) != *signature)
311 goto out;
312 io_addr++;
313 signature++;
314 length--;
315 } while (length);
316 retval = 1;
317out:
318 return retval;
319}
320
321#else /* __mem_isa */
322
323#define isa_readb(addr) (__readwrite_bug("isa_readb"),0)
324#define isa_readw(addr) (__readwrite_bug("isa_readw"),0)
325#define isa_readl(addr) (__readwrite_bug("isa_readl"),0)
326#define isa_writeb(val,addr) __readwrite_bug("isa_writeb")
327#define isa_writew(val,addr) __readwrite_bug("isa_writew")
328#define isa_writel(val,addr) __readwrite_bug("isa_writel")
329#define isa_memset_io(a,b,c) __readwrite_bug("isa_memset_io")
330#define isa_memcpy_fromio(a,b,c) __readwrite_bug("isa_memcpy_fromio")
331#define isa_memcpy_toio(a,b,c) __readwrite_bug("isa_memcpy_toio")
332
333#define isa_eth_io_copy_and_sum(a,b,c,d) \
334 __readwrite_bug("isa_eth_io_copy_and_sum")
335
336#define isa_check_signature(io,sig,len) (0)
337
338#endif /* __mem_isa */
wdenkb783eda2003-06-25 22:26:29 +0000339#endif /* __KERNEL__ */
wdenk041b1de2002-09-07 21:30:09 +0000340#endif /* __ASM_ARM_IO_H */