blob: c50832c1e01c0f5af4cf56c14f0f2fd30c55d440 [file] [log] [blame]
Heiko Schocher62ddcf02010-02-18 08:08:25 +01001/*
2 * Copyright (C) 2006 Freescale Semiconductor, Inc.
3 * Dave Liu <daveliu@freescale.com>
4 *
5 * Copyright (C) 2007 Logic Product Development, Inc.
6 * Peter Barada <peterb@logicpd.com>
7 *
8 * Copyright (C) 2007 MontaVista Software, Inc.
9 * Anton Vorontsov <avorontsov@ru.mvista.com>
10 *
11 * (C) Copyright 2010
12 * Heiko Schocher, DENX Software Engineering, hs@denx.de.
13 *
14 * This program is free software; you can redistribute it and/or
15 * modify it under the terms of the GNU General Public License as
16 * published by the Free Software Foundation; either version 2 of
17 * the License, or (at your option) any later version.
18 */
19
20#ifndef __CONFIG_H
21#define __CONFIG_H
22
23/*
24 * High Level Configuration Options
25 */
Heiko Schocher62ddcf02010-02-18 08:08:25 +010026
Gerlando Falautoc4d22de2012-10-10 22:13:10 +000027/* This needs to be set prior to including km/km83xx-common.h */
Heiko Schocher62ddcf02010-02-18 08:08:25 +010028#define CONFIG_SYS_TEXT_BASE 0xF0000000
Heiko Schocher62ddcf02010-02-18 08:08:25 +010029
Gerlando Falautoc4d22de2012-10-10 22:13:10 +000030#if defined(CONFIG_SUVD3) /* SUVD3 board specific */
31#define CONFIG_HOSTNAME suvd3
32#define CONFIG_KM_BOARD_NAME "suvd3"
Heiko Schocher8ed74342011-03-08 10:47:39 +010033/* include common defines/options for all 8321 Keymile boards */
Valentin Longchamp264eaa02011-05-04 01:47:33 +000034#include "km/km8321-common.h"
Gerlando Falautoc4d22de2012-10-10 22:13:10 +000035#elif defined(CONFIG_KMVECT1) /* VECT1 board specific */
36#define CONFIG_HOSTNAME kmvect1
37#define CONFIG_KM_BOARD_NAME "kmvect1"
38/* include common defines/options for all 8309 Keymile boards */
39#include "km/km8309-common.h"
40#else
41#error Supported boards are: SUVD3, KMVECT1
42#endif
Heiko Schocher62ddcf02010-02-18 08:08:25 +010043
Heiko Schocher62ddcf02010-02-18 08:08:25 +010044#define CONFIG_SYS_APP1_BASE 0xA0000000
Gerlando Falauto91eb52ad2012-10-10 22:13:05 +000045#define CONFIG_SYS_APP1_SIZE 256 /* Megabytes */
Heiko Schocher62ddcf02010-02-18 08:08:25 +010046#define CONFIG_SYS_APP2_BASE 0xB0000000
Gerlando Falauto91eb52ad2012-10-10 22:13:05 +000047#define CONFIG_SYS_APP2_SIZE 256 /* Megabytes */
Heiko Schocher62ddcf02010-02-18 08:08:25 +010048
49/* EEprom support */
50#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
51
52/*
Heiko Schocher62ddcf02010-02-18 08:08:25 +010053 * Init Local Bus Memory Controller:
54 *
55 * Bank Bus Machine PortSz Size Device
56 * ---- --- ------- ------ ----- ------
57 * 2 Local UPMA 16 bit 256MB APP1
58 * 3 Local GPCM 16 bit 256MB APP2
59 *
60 */
61
62/*
63 * APP1 on the local bus CS2
64 */
65#define CONFIG_SYS_LBLAWBAR2_PRELIM CONFIG_SYS_APP1_BASE
66#define CONFIG_SYS_LBLAWAR2_PRELIM (LBLAWAR_EN | LBLAWAR_256MB)
67
68#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_APP1_BASE | \
69 BR_PS_16 | \
70 BR_MS_UPMA | \
71 BR_V)
72#define CONFIG_SYS_OR2_PRELIM (MEG_TO_AM(CONFIG_SYS_APP1_SIZE))
73
74#define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_APP2_BASE | \
75 BR_PS_16 | \
76 BR_V)
77
78#define CONFIG_SYS_OR3_PRELIM (MEG_TO_AM(CONFIG_SYS_APP2_SIZE) | \
79 OR_GPCM_CSNT | \
80 OR_GPCM_ACS_DIV4 | \
81 OR_GPCM_SCY_3 | \
Joe Hershberger7d6a0982011-10-11 23:57:30 -050082 OR_GPCM_TRLX_SET)
Heiko Schocher62ddcf02010-02-18 08:08:25 +010083
84#define CONFIG_SYS_MAMR (MxMR_GPL_x4DIS | \
85 0x0000c000 | \
86 MxMR_WLFx_2X)
87
88#define CONFIG_SYS_LBLAWBAR3_PRELIM CONFIG_SYS_APP2_BASE
89#define CONFIG_SYS_LBLAWAR3_PRELIM (LBLAWAR_EN | LBLAWAR_256MB)
90
91/*
92 * MMU Setup
93 */
94
95
96/* APP1: icache cacheable, but dcache-inhibit and guarded */
Joe Hershberger72cd4082011-10-11 23:57:28 -050097#define CONFIG_SYS_IBAT5L (CONFIG_SYS_APP1_BASE | BATL_PP_RW | \
Heiko Schocher62ddcf02010-02-18 08:08:25 +010098 BATL_MEMCOHERENCE)
99#define CONFIG_SYS_IBAT5U (CONFIG_SYS_APP1_BASE | BATU_BL_256M | \
100 BATU_VS | BATU_VP)
Joe Hershberger72cd4082011-10-11 23:57:28 -0500101#define CONFIG_SYS_DBAT5L (CONFIG_SYS_APP1_BASE | BATL_PP_RW | \
Heiko Schocher62ddcf02010-02-18 08:08:25 +0100102 BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
103#define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U
104
Joe Hershberger72cd4082011-10-11 23:57:28 -0500105#define CONFIG_SYS_IBAT6L (CONFIG_SYS_APP2_BASE | BATL_PP_RW | \
Heiko Schocher62ddcf02010-02-18 08:08:25 +0100106 BATL_MEMCOHERENCE)
107#define CONFIG_SYS_IBAT6U (CONFIG_SYS_APP2_BASE | BATU_BL_256M | \
108 BATU_VS | BATU_VP)
Joe Hershberger72cd4082011-10-11 23:57:28 -0500109#define CONFIG_SYS_DBAT6L (CONFIG_SYS_APP2_BASE | BATL_PP_RW | \
Heiko Schocher62ddcf02010-02-18 08:08:25 +0100110 BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
111#define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U
112
Heiko Schocher62ddcf02010-02-18 08:08:25 +0100113#endif /* __CONFIG_H */