blob: 0afdd711520a52b681a1b8ee998710fae4014d95 [file] [log] [blame]
Wolfgang Denkad5bb452007-03-06 18:08:43 +01001/*
2 * (C) Copyright 2002
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25
26/*
27 * CPU test
28 * Integer compare instructions: cmpwi, cmplwi
29 *
30 * To verify these instructions the test runs them with
31 * different combinations of operands, reads the condition
32 * register value and compares it with the expected one.
33 * The test contains a pre-built table
34 * containing the description of each test case: the instruction,
35 * the values of the operands, the condition field to save
36 * the result in and the expected result.
37 */
38
Wolfgang Denkad5bb452007-03-06 18:08:43 +010039#include <post.h>
40#include "cpu_asm.h"
41
42#if CONFIG_POST & CFG_POST_CPU
43
44extern void cpu_post_exec_11 (ulong *code, ulong *res, ulong op1);
45
46static struct cpu_post_cmpi_s
47{
48 ulong cmd;
49 ulong op1;
50 ushort op2;
51 ulong cr;
52 ulong res;
53} cpu_post_cmpi_table[] =
54{
55 {
56 OP_CMPWI,
57 123,
58 123,
59 2,
60 0x02
61 },
62 {
63 OP_CMPWI,
64 123,
65 133,
66 3,
67 0x08
68 },
69 {
70 OP_CMPWI,
71 123,
72 -133,
73 4,
74 0x04
75 },
76 {
77 OP_CMPLWI,
78 123,
79 123,
80 2,
81 0x02
82 },
83 {
84 OP_CMPLWI,
85 123,
86 -133,
87 3,
88 0x08
89 },
90 {
91 OP_CMPLWI,
92 123,
93 113,
94 4,
95 0x04
96 },
97};
98static unsigned int cpu_post_cmpi_size =
99 sizeof (cpu_post_cmpi_table) / sizeof (struct cpu_post_cmpi_s);
100
101int cpu_post_test_cmpi (void)
102{
103 int ret = 0;
104 unsigned int i;
105
106 for (i = 0; i < cpu_post_cmpi_size && ret == 0; i++)
107 {
108 struct cpu_post_cmpi_s *test = cpu_post_cmpi_table + i;
109 unsigned long code[] =
110 {
111 ASM_1IC(test->cmd, test->cr, 3, test->op2),
112 ASM_MFCR(3),
113 ASM_BLR
114 };
115 ulong res;
116
117 cpu_post_exec_11 (code, & res, test->op1);
118
119 ret = ((res >> (28 - 4 * test->cr)) & 0xe) == test->res ? 0 : -1;
120
121 if (ret != 0)
122 {
123 post_log ("Error at cmpi test %d !\n", i);
124 }
125 }
126
127 return ret;
128}
129
130#endif