blob: f7f2e2c52594d5b8b6f59ae4d13651f8757e7657 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Rob Herring37fc0ed2011-10-24 08:50:20 +00002/*
3 * Copyright 2010-2011 Calxeda, Inc.
Rob Herring37fc0ed2011-10-24 08:50:20 +00004 */
5
6#include <common.h>
7#include <ahci.h>
Simon Glass9edefc22019-11-14 12:57:37 -07008#include <cpu_func.h>
Simon Glass9fb625c2019-08-01 09:46:51 -06009#include <env.h>
Simon Glass90526e92020-05-10 11:39:56 -060010#include <net.h>
Rob Herringbd0d90e2012-02-21 12:52:26 +000011#include <netdev.h>
Rob Herring37fc0ed2011-10-24 08:50:20 +000012#include <scsi.h>
13
Alexey Brodkin1ace4022014-02-26 17:47:58 +040014#include <linux/sizes.h>
Rob Herring877012d2012-02-01 16:57:54 +000015#include <asm/io.h>
Rob Herring37fc0ed2011-10-24 08:50:20 +000016
Rob Herring76c39992013-06-12 22:24:52 -050017#define HB_AHCI_BASE 0xffe08000
18
Rob Herring083ffd62015-06-05 00:58:42 +010019#define HB_SCU_A9_PWR_STATUS 0xfff10008
Rob Herring0c34e692012-02-01 16:57:55 +000020#define HB_SREG_A9_PWR_REQ 0xfff3cf00
Rob Herring4a3ea212012-02-01 16:57:57 +000021#define HB_SREG_A9_BOOT_SRC_STAT 0xfff3cf04
Rob Herring76c39992013-06-12 22:24:52 -050022#define HB_SREG_A9_PWRDOM_STAT 0xfff3cf20
Mark Langsdorff8973322015-06-05 00:58:43 +010023#define HB_SREG_A15_PWR_CTRL 0xfff3c200
Rob Herring76c39992013-06-12 22:24:52 -050024
Rob Herring0c34e692012-02-01 16:57:55 +000025#define HB_PWR_SUSPEND 0
26#define HB_PWR_SOFT_RESET 1
27#define HB_PWR_HARD_RESET 2
28#define HB_PWR_SHUTDOWN 3
29
Rob Herring76c39992013-06-12 22:24:52 -050030#define PWRDOM_STAT_SATA 0x80000000
31#define PWRDOM_STAT_PCI 0x40000000
32#define PWRDOM_STAT_EMMC 0x20000000
33
Rob Herring083ffd62015-06-05 00:58:42 +010034#define HB_SCU_A9_PWR_NORMAL 0
35#define HB_SCU_A9_PWR_DORMANT 2
36#define HB_SCU_A9_PWR_OFF 3
37
Rob Herring37fc0ed2011-10-24 08:50:20 +000038DECLARE_GLOBAL_DATA_PTR;
39
Mark Langsdorfef51c412015-06-05 00:58:49 +010040void cphy_disable_overrides(void);
41
Rob Herring37fc0ed2011-10-24 08:50:20 +000042/*
43 * Miscellaneous platform dependent initialisations
44 */
45int board_init(void)
46{
47 icache_enable();
48
49 return 0;
50}
51
Rob Herring9a420982011-12-15 11:15:50 +000052/* We know all the init functions have been run now */
53int board_eth_init(bd_t *bis)
54{
55 int rc = 0;
56
57#ifdef CONFIG_CALXEDA_XGMAC
58 rc += calxedaxgmac_initialize(0, 0xfff50000);
59 rc += calxedaxgmac_initialize(1, 0xfff51000);
60#endif
61 return rc;
62}
63
Ian Campbellb9463222014-03-07 01:20:57 +000064#ifdef CONFIG_SCSI_AHCI_PLAT
65void scsi_init(void)
Rob Herring37fc0ed2011-10-24 08:50:20 +000066{
Rob Herring76c39992013-06-12 22:24:52 -050067 u32 reg = readl(HB_SREG_A9_PWRDOM_STAT);
Rob Herring4a3ea212012-02-01 16:57:57 +000068
Mark Langsdorfef51c412015-06-05 00:58:49 +010069 cphy_disable_overrides();
Rob Herring76c39992013-06-12 22:24:52 -050070 if (reg & PWRDOM_STAT_SATA) {
Scott Wood9efaca32015-04-17 09:19:01 -050071 ahci_init((void __iomem *)HB_AHCI_BASE);
Simon Glass8eab1a52017-06-14 21:28:41 -060072 scsi_scan(true);
Rob Herring76c39992013-06-12 22:24:52 -050073 }
Ian Campbellb9463222014-03-07 01:20:57 +000074}
75#endif
76
77#ifdef CONFIG_MISC_INIT_R
78int misc_init_r(void)
79{
80 char envbuffer[16];
81 u32 boot_choice;
Rob Herring4a3ea212012-02-01 16:57:57 +000082
83 boot_choice = readl(HB_SREG_A9_BOOT_SRC_STAT) & 0xff;
84 sprintf(envbuffer, "bootcmd%d", boot_choice);
Simon Glass00caae62017-08-03 12:22:12 -060085 if (env_get(envbuffer)) {
Rob Herring4a3ea212012-02-01 16:57:57 +000086 sprintf(envbuffer, "run bootcmd%d", boot_choice);
Simon Glass382bee52017-08-03 12:22:09 -060087 env_set("bootcmd", envbuffer);
Rob Herring4a3ea212012-02-01 16:57:57 +000088 } else
Simon Glass382bee52017-08-03 12:22:09 -060089 env_set("bootcmd", "");
Rob Herring4a3ea212012-02-01 16:57:57 +000090
Rob Herring37fc0ed2011-10-24 08:50:20 +000091 return 0;
92}
Rob Herring95395022013-06-12 22:24:53 -050093#endif
Rob Herring37fc0ed2011-10-24 08:50:20 +000094
95int dram_init(void)
96{
97 gd->ram_size = SZ_512M;
98 return 0;
99}
100
Rob Herring76c39992013-06-12 22:24:52 -0500101#if defined(CONFIG_OF_BOARD_SETUP)
Simon Glasse895a4b2014-10-23 18:58:47 -0600102int ft_board_setup(void *fdt, bd_t *bd)
Rob Herring76c39992013-06-12 22:24:52 -0500103{
104 static const char disabled[] = "disabled";
105 u32 reg = readl(HB_SREG_A9_PWRDOM_STAT);
106
107 if (!(reg & PWRDOM_STAT_SATA))
108 do_fixup_by_compat(fdt, "calxeda,hb-ahci", "status",
109 disabled, sizeof(disabled), 1);
110
111 if (!(reg & PWRDOM_STAT_EMMC))
112 do_fixup_by_compat(fdt, "calxeda,hb-sdhci", "status",
113 disabled, sizeof(disabled), 1);
Simon Glasse895a4b2014-10-23 18:58:47 -0600114
115 return 0;
Rob Herring76c39992013-06-12 22:24:52 -0500116}
117#endif
118
Mark Langsdorff8973322015-06-05 00:58:43 +0100119static int is_highbank(void)
120{
121 uint32_t midr;
122
123 asm volatile ("mrc p15, 0, %0, c0, c0, 0\n" : "=r"(midr));
124
125 return (midr & 0xfff0) == 0xc090;
126}
127
Rob Herring37fc0ed2011-10-24 08:50:20 +0000128void reset_cpu(ulong addr)
129{
Rob Herring0c34e692012-02-01 16:57:55 +0000130 writel(HB_PWR_HARD_RESET, HB_SREG_A9_PWR_REQ);
Mark Langsdorff8973322015-06-05 00:58:43 +0100131 if (is_highbank())
132 writeb(HB_SCU_A9_PWR_OFF, HB_SCU_A9_PWR_STATUS);
133 else
134 writel(0x1, HB_SREG_A15_PWR_CTRL);
Rob Herring5bedf882012-12-02 17:06:22 +0000135
136 wfi();
Rob Herring37fc0ed2011-10-24 08:50:20 +0000137}
Mark Langsdorfef51c412015-06-05 00:58:49 +0100138
139/*
140 * turn off the override before transferring control to Linux, since Linux
141 * may not support spread spectrum.
142 */
143void arch_preboot_os(void)
144{
145 cphy_disable_overrides();
146}