blob: 3c31cfb01af4074792fb6ecccdc7910433903f7c [file] [log] [blame]
stroese13fdf8a2003-09-12 08:55:18 +00001/*
2 * (C) Copyright 2001-2003
3 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
stroese13fdf8a2003-09-12 08:55:18 +00006 */
7
8/*
9 * board/config.h - configuration options, board specific
10 */
11
12#ifndef __CONFIG_H
13#define __CONFIG_H
14
15/*
16 * High Level Configuration Options
17 * (easy to change)
18 */
19
20#define CONFIG_405EP 1 /* This is a PPC405 CPU */
wdenkc837dcb2004-01-20 23:12:12 +000021#define CONFIG_4xx 1 /* ...member of PPC4xx family */
22#define CONFIG_PLU405 1 /* ...on a PLU405 board */
stroese13fdf8a2003-09-12 08:55:18 +000023
Wolfgang Denk2ae18242010-10-06 09:05:45 +020024#define CONFIG_SYS_TEXT_BASE 0xFFF80000
25
wdenkc837dcb2004-01-20 23:12:12 +000026#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
27#define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
stroese13fdf8a2003-09-12 08:55:18 +000028
stroesea20b27a2004-12-16 18:05:42 +000029#define CONFIG_SYS_CLK_FREQ 33333400 /* external frequency to pll */
stroese13fdf8a2003-09-12 08:55:18 +000030
31#define CONFIG_BAUDRATE 9600
stroese13fdf8a2003-09-12 08:55:18 +000032
33#undef CONFIG_BOOTARGS
stroesea20b27a2004-12-16 18:05:42 +000034#undef CONFIG_BOOTCOMMAND
stroese13fdf8a2003-09-12 08:55:18 +000035
stroesea20b27a2004-12-16 18:05:42 +000036#define CONFIG_PREBOOT /* enable preboot variable */
37
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020038#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
stroese13fdf8a2003-09-12 08:55:18 +000039
Matthias Fuchsf9fc6a52007-03-07 15:32:01 +010040#undef CONFIG_HAS_ETH1
stroesea20b27a2004-12-16 18:05:42 +000041
Ben Warren96e21f82008-10-27 23:50:15 -070042#define CONFIG_PPC4xx_EMAC
stroese13fdf8a2003-09-12 08:55:18 +000043#define CONFIG_MII 1 /* MII PHY management */
wdenkc837dcb2004-01-20 23:12:12 +000044#define CONFIG_PHY_ADDR 0 /* PHY address */
stroesea20b27a2004-12-16 18:05:42 +000045#define CONFIG_LXT971_NO_SLEEP 1 /* disable sleep mode in LXT971 */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +020046#define CONFIG_RESET_PHY_R 1 /* use reset_phy() */
stroesea20b27a2004-12-16 18:05:42 +000047
48#define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ /* 66 MHz OPB clock*/
stroese13fdf8a2003-09-12 08:55:18 +000049
Jon Loeligeracf02692007-07-08 14:49:44 -050050
51/*
Jon Loeligera1aa0bb2007-07-10 09:22:23 -050052 * BOOTP options
53 */
54#define CONFIG_BOOTP_BOOTFILESIZE
55#define CONFIG_BOOTP_BOOTPATH
56#define CONFIG_BOOTP_GATEWAY
57#define CONFIG_BOOTP_HOSTNAME
58
59
60/*
Jon Loeligeracf02692007-07-08 14:49:44 -050061 * Command line configuration.
62 */
63#include <config_cmd_default.h>
64
65#define CONFIG_CMD_DHCP
66#define CONFIG_CMD_PCI
67#define CONFIG_CMD_IRQ
68#define CONFIG_CMD_IDE
69#define CONFIG_CMD_FAT
70#define CONFIG_CMD_ELF
71#define CONFIG_CMD_NAND
72#define CONFIG_CMD_DATE
73#define CONFIG_CMD_I2C
74#define CONFIG_CMD_MII
75#define CONFIG_CMD_PING
76#define CONFIG_CMD_EEPROM
Matthias Fuchs17e65c22008-09-02 11:35:56 +020077#define CONFIG_CMD_USB
Jon Loeligeracf02692007-07-08 14:49:44 -050078
Matthias Fuchs3bc10542008-09-02 11:34:36 +020079#define CONFIG_OF_LIBFDT
80#define CONFIG_OF_BOARD_SETUP
stroese13fdf8a2003-09-12 08:55:18 +000081
82#define CONFIG_MAC_PARTITION
83#define CONFIG_DOS_PARTITION
84
stroesea20b27a2004-12-16 18:05:42 +000085#define CONFIG_SUPPORT_VFAT
86
wdenkc837dcb2004-01-20 23:12:12 +000087#undef CONFIG_WATCHDOG /* watchdog disabled */
stroese13fdf8a2003-09-12 08:55:18 +000088
wdenkc837dcb2004-01-20 23:12:12 +000089#define CONFIG_RTC_MC146818 /* DS1685 is MC146818 compatible*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020090#define CONFIG_SYS_RTC_REG_BASE_ADDR 0xF0000500 /* RTC Base Address */
stroese13fdf8a2003-09-12 08:55:18 +000091
wdenkc837dcb2004-01-20 23:12:12 +000092#define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
stroese13fdf8a2003-09-12 08:55:18 +000093
94/*
95 * Miscellaneous configurable options
96 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020097#define CONFIG_SYS_LONGHELP /* undef to save memory */
98#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
stroese13fdf8a2003-09-12 08:55:18 +000099
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200100#undef CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
stroese13fdf8a2003-09-12 08:55:18 +0000101
Jon Loeligeracf02692007-07-08 14:49:44 -0500102#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200103#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
stroese13fdf8a2003-09-12 08:55:18 +0000104#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200105#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
stroese13fdf8a2003-09-12 08:55:18 +0000106#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200107#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
108#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
109#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
stroese13fdf8a2003-09-12 08:55:18 +0000110
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200111#define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */
stroese13fdf8a2003-09-12 08:55:18 +0000112
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200113#define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
stroese13fdf8a2003-09-12 08:55:18 +0000114
stroesea20b27a2004-12-16 18:05:42 +0000115#define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */
116
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200117#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
118#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
stroese13fdf8a2003-09-12 08:55:18 +0000119
Stefan Roese550650d2010-09-20 16:05:31 +0200120#define CONFIG_CONS_INDEX 1 /* Use UART0 */
121#define CONFIG_SYS_NS16550
122#define CONFIG_SYS_NS16550_SERIAL
123#define CONFIG_SYS_NS16550_REG_SIZE 1
124#define CONFIG_SYS_NS16550_CLK get_serial_clock()
125
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200126#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external serial clock used */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200127#define CONFIG_SYS_BASE_BAUD 691200
stroese13fdf8a2003-09-12 08:55:18 +0000128
129/* The following table includes the supported baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200130#define CONFIG_SYS_BAUDRATE_TABLE \
stroese13fdf8a2003-09-12 08:55:18 +0000131 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
132 57600, 115200, 230400, 460800, 921600 }
133
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200134#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
135#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
stroese13fdf8a2003-09-12 08:55:18 +0000136
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200137#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
stroese13fdf8a2003-09-12 08:55:18 +0000138
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200139#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
stroese13fdf8a2003-09-12 08:55:18 +0000140#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
stroesea20b27a2004-12-16 18:05:42 +0000141#define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
142
143/* Only interrupt boot if space is pressed */
144/* If a long serial cable is connected but */
145/* other end is dead, garbage will be read */
Stefan Roesef2302d42008-08-06 14:05:38 +0200146#define CONFIG_AUTOBOOT_KEYED 1
147#define CONFIG_AUTOBOOT_PROMPT \
148 "Press SPACE to abort autoboot in %d seconds\n", bootdelay
stroesea20b27a2004-12-16 18:05:42 +0000149#undef CONFIG_AUTOBOOT_DELAY_STR
150#define CONFIG_AUTOBOOT_STOP_STR " "
stroese13fdf8a2003-09-12 08:55:18 +0000151
wdenkc837dcb2004-01-20 23:12:12 +0000152#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
stroese13fdf8a2003-09-12 08:55:18 +0000153
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200154#define CONFIG_SYS_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */
stroese13fdf8a2003-09-12 08:55:18 +0000155
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200156/*
stroese13fdf8a2003-09-12 08:55:18 +0000157 * NAND-FLASH stuff
stroese13fdf8a2003-09-12 08:55:18 +0000158 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200159#define CONFIG_SYS_NAND_BASE_LIST {CONFIG_SYS_NAND_BASE}
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200160#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
Matthias Fuchsbd84ee42007-07-09 10:10:06 +0200161#define NAND_BIG_DELAY_US 25
Bartlomiej Siekaaddb2e12006-03-05 18:57:33 +0100162
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200163#define CONFIG_SYS_NAND_CE (0x80000000 >> 1) /* our CE is GPIO1 */
164#define CONFIG_SYS_NAND_RDY (0x80000000 >> 4) /* our RDY is GPIO4 */
165#define CONFIG_SYS_NAND_CLE (0x80000000 >> 2) /* our CLE is GPIO2 */
166#define CONFIG_SYS_NAND_ALE (0x80000000 >> 3) /* our ALE is GPIO3 */
stroese13fdf8a2003-09-12 08:55:18 +0000167
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200168#define CONFIG_SYS_NAND_SKIP_BAD_DOT_I 1 /* ".i" read skips bad blocks */
169#define CONFIG_SYS_NAND_QUIET 1
stroesea20b27a2004-12-16 18:05:42 +0000170
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200171/*
stroese13fdf8a2003-09-12 08:55:18 +0000172 * PCI stuff
stroese13fdf8a2003-09-12 08:55:18 +0000173 */
stroesea20b27a2004-12-16 18:05:42 +0000174#define PCI_HOST_ADAPTER 0 /* configure as pci adapter */
175#define PCI_HOST_FORCE 1 /* configure as pci host */
176#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
stroese13fdf8a2003-09-12 08:55:18 +0000177
stroesea20b27a2004-12-16 18:05:42 +0000178#define CONFIG_PCI /* include pci support */
Gabor Juhos842033e2013-05-30 07:06:12 +0000179#define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200180#define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
stroesea20b27a2004-12-16 18:05:42 +0000181#define CONFIG_PCI_PNP /* do pci plug-and-play */
182 /* resource configuration */
stroese13fdf8a2003-09-12 08:55:18 +0000183
stroesea20b27a2004-12-16 18:05:42 +0000184#define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
stroese13fdf8a2003-09-12 08:55:18 +0000185
stroesea20b27a2004-12-16 18:05:42 +0000186#define CONFIG_PCI_CONFIG_HOST_BRIDGE 1 /* don't skip host bridge config*/
187
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200188#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */
189#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */
190#define CONFIG_SYS_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/
191#define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */
192#define CONFIG_SYS_PCI_PTM1MS 0xf8000001 /* 128MB, enable hard-wired to 1 */
193#define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
194#define CONFIG_SYS_PCI_PTM2LA 0xffc00000 /* point to flash */
195#define CONFIG_SYS_PCI_PTM2MS 0xffc00001 /* 4MB, enable */
196#define CONFIG_SYS_PCI_PTM2PCI 0x08000000 /* Host: use this pci address */
stroese13fdf8a2003-09-12 08:55:18 +0000197
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200198/*
stroese13fdf8a2003-09-12 08:55:18 +0000199 * IDE/ATA stuff
stroese13fdf8a2003-09-12 08:55:18 +0000200 */
wdenkc837dcb2004-01-20 23:12:12 +0000201#undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */
202#undef CONFIG_IDE_LED /* no led for ide supported */
stroese13fdf8a2003-09-12 08:55:18 +0000203#define CONFIG_IDE_RESET 1 /* reset for ide supported */
204
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200205#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE busses */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200206/* max. 1 drives per IDE bus */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200207#define CONFIG_SYS_IDE_MAXDEVICE (CONFIG_SYS_IDE_MAXBUS*1)
stroese13fdf8a2003-09-12 08:55:18 +0000208
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200209#define CONFIG_SYS_ATA_BASE_ADDR 0xF0100000
210#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
stroese13fdf8a2003-09-12 08:55:18 +0000211
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200212#define CONFIG_SYS_ATA_DATA_OFFSET 0x0000 /* Offset for data I/O */
213#define CONFIG_SYS_ATA_REG_OFFSET 0x0000 /* Offset for normal register access */
214#define CONFIG_SYS_ATA_ALT_OFFSET 0x0000 /* Offset for alternate registers */
stroese13fdf8a2003-09-12 08:55:18 +0000215
216/*
217 * For booting Linux, the board info and command line data
218 * have to be in the first 8 MB of memory, since this is
219 * the maximum mapped by the Linux kernel during initialization.
220 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200221#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200222
223/*
stroese13fdf8a2003-09-12 08:55:18 +0000224 * FLASH organization
225 */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200226#define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */
stroese13fdf8a2003-09-12 08:55:18 +0000227
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200228#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
229#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
stroese13fdf8a2003-09-12 08:55:18 +0000230
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200231#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
232#define CONFIG_SYS_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */
stroese13fdf8a2003-09-12 08:55:18 +0000233
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200234#define CONFIG_SYS_FLASH_WORD_SIZE unsigned short /* flash word size (width) */
235#define CONFIG_SYS_FLASH_ADDR0 0x5555 /* 1st addr for flash config cycles */
236#define CONFIG_SYS_FLASH_ADDR1 0x2AAA /* 2nd addr for flash config cycles */
stroese13fdf8a2003-09-12 08:55:18 +0000237/*
238 * The following defines are added for buggy IOP480 byte interface.
239 * All other boards should use the standard values (CPCI405 etc.)
240 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200241#define CONFIG_SYS_FLASH_READ0 0x0000 /* 0 is standard */
242#define CONFIG_SYS_FLASH_READ1 0x0001 /* 1 is standard */
243#define CONFIG_SYS_FLASH_READ2 0x0002 /* 2 is standard */
stroese13fdf8a2003-09-12 08:55:18 +0000244
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200245#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector */
stroese13fdf8a2003-09-12 08:55:18 +0000246
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200247/*
stroese13fdf8a2003-09-12 08:55:18 +0000248 * Start addresses for the final memory configuration
249 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200250 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
stroese13fdf8a2003-09-12 08:55:18 +0000251 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200252#define CONFIG_SYS_SDRAM_BASE 0x00000000
Matthias Fuchs985edac2009-10-27 12:19:11 +0100253#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_MONITOR_BASE
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200254#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
255#define CONFIG_SYS_MONITOR_LEN (~(CONFIG_SYS_TEXT_BASE) + 1)
Matthias Fuchs985edac2009-10-27 12:19:11 +0100256#define CONFIG_SYS_MALLOC_LEN (1024 << 10)
stroese13fdf8a2003-09-12 08:55:18 +0000257
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200258/*
stroese13fdf8a2003-09-12 08:55:18 +0000259 * Environment Variable setup
260 */
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200261#define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200262#define CONFIG_ENV_OFFSET 0x100 /* reseve 0x100 bytes for strapping */
263#define CONFIG_ENV_SIZE 0x700
stroese13fdf8a2003-09-12 08:55:18 +0000264
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200265/*
266 * I2C EEPROM (24WC16) for environment
stroese13fdf8a2003-09-12 08:55:18 +0000267 */
Dirk Eibach880540d2013-04-25 02:40:01 +0000268#define CONFIG_SYS_I2C
269#define CONFIG_SYS_I2C_PPC4XX
270#define CONFIG_SYS_I2C_PPC4XX_CH0
271#define CONFIG_SYS_I2C_PPC4XX_SPEED_0 400000
272#define CONFIG_SYS_I2C_PPC4XX_SLAVE_0 0x7F
stroese13fdf8a2003-09-12 08:55:18 +0000273
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200274#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM 24WC16 */
275#define CONFIG_SYS_EEPROM_WREN 1
Matthias Fuchsbd84ee42007-07-09 10:10:06 +0200276
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200277/* 24WC16 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200278#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200279/* mask of address bits that overflow into the "EEPROM chip address" */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200280#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
281#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The 24WC16 has */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200282 /* 16 byte page write mode using */
283 /* last 4 bits of the address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200284#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
stroese13fdf8a2003-09-12 08:55:18 +0000285
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200286/*
stroese13fdf8a2003-09-12 08:55:18 +0000287 * External Bus Controller (EBC) Setup
288 */
Matthias Fuchsbe0db3e2009-10-26 09:58:45 +0100289#define CAN0_BA 0xF0000000 /* CAN0 Base Address */
290#define CAN1_BA 0xF0000100 /* CAN1 Base Address */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200291#define DUART0_BA 0xF0000400 /* DUART Base Address */
292#define DUART1_BA 0xF0000408 /* DUART Base Address */
293#define RTC_BA 0xF0000500 /* RTC Base Address */
294#define VGA_BA 0xF1000000 /* Epson VGA Base Address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200295#define CONFIG_SYS_NAND_BASE 0xF4000000 /* NAND FLASH Base Address */
stroese13fdf8a2003-09-12 08:55:18 +0000296
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200297/* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */
298/* TWT=16,CSN=1,OEN=1,WBN=1,WBF=1,TH=4,SOR=1 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200299#define CONFIG_SYS_EBC_PB0AP 0x92015480
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200300/* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200301#define CONFIG_SYS_EBC_PB0CR 0xFFC5A000
stroese13fdf8a2003-09-12 08:55:18 +0000302
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200303/* Memory Bank 1 (Flash Bank 1, NAND-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200304#define CONFIG_SYS_EBC_PB1AP 0x92015480
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200305/* BAS=0xF40,BS=1MB,BU=R/W,BW=8bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200306#define CONFIG_SYS_EBC_PB1CR 0xF4018000
stroese13fdf8a2003-09-12 08:55:18 +0000307
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200308/* Memory Bank 2 (8 Bit Peripheral: CAN, UART, RTC) initialization */
309/* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200310#define CONFIG_SYS_EBC_PB2AP 0x010053C0
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200311/* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200312#define CONFIG_SYS_EBC_PB2CR 0xF0018000
stroese13fdf8a2003-09-12 08:55:18 +0000313
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200314/* Memory Bank 3 (16 Bit Peripheral: FPGA internal, dig. IO) initialization */
315/* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200316#define CONFIG_SYS_EBC_PB3AP 0x010053C0
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200317/* BAS=0xF01,BS=1MB,BU=R/W,BW=16bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200318#define CONFIG_SYS_EBC_PB3CR 0xF011A000
stroese13fdf8a2003-09-12 08:55:18 +0000319
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200320/*
stroese13fdf8a2003-09-12 08:55:18 +0000321 * FPGA stuff
322 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200323#define CONFIG_SYS_FPGA_BASE_ADDR 0xF0100100 /* FPGA internal Base Address */
stroese13fdf8a2003-09-12 08:55:18 +0000324
325/* FPGA internal regs */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200326#define CONFIG_SYS_FPGA_CTRL 0x000
stroese13fdf8a2003-09-12 08:55:18 +0000327
328/* FPGA Control Reg */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200329#define CONFIG_SYS_FPGA_CTRL_CF_RESET 0x0001
330#define CONFIG_SYS_FPGA_CTRL_WDI 0x0002
331#define CONFIG_SYS_FPGA_CTRL_PS2_RESET 0x0020
stroese13fdf8a2003-09-12 08:55:18 +0000332
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200333#define CONFIG_SYS_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */
334#define CONFIG_SYS_FPGA_MAX_SIZE 128*1024 /* 128kByte is enough for XC2S50E*/
stroese13fdf8a2003-09-12 08:55:18 +0000335
336/* FPGA program pin configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200337#define CONFIG_SYS_FPGA_PRG 0x04000000 /* FPGA program pin (ppc output) */
338#define CONFIG_SYS_FPGA_CLK 0x02000000 /* FPGA clk pin (ppc output) */
339#define CONFIG_SYS_FPGA_DATA 0x01000000 /* FPGA data pin (ppc output) */
340#define CONFIG_SYS_FPGA_INIT 0x00010000 /* FPGA init pin (ppc input) */
341#define CONFIG_SYS_FPGA_DONE 0x00008000 /* FPGA done pin (ppc input) */
stroese13fdf8a2003-09-12 08:55:18 +0000342
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200343/*
stroese13fdf8a2003-09-12 08:55:18 +0000344 * Definitions for initial stack pointer and data area (in data cache)
345 */
346/* use on chip memory ( OCM ) for temperary stack until sdram is tested */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200347#define CONFIG_SYS_TEMP_STACK_OCM 1
stroese13fdf8a2003-09-12 08:55:18 +0000348
349/* On Chip Memory location */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200350#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
351#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
352#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200353#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */
stroese13fdf8a2003-09-12 08:55:18 +0000354
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200355#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200356#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
stroese13fdf8a2003-09-12 08:55:18 +0000357
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200358/*
stroese13fdf8a2003-09-12 08:55:18 +0000359 * Definitions for GPIO setup (PPC405EP specific)
360 *
wdenkc837dcb2004-01-20 23:12:12 +0000361 * GPIO0[0] - External Bus Controller BLAST output
362 * GPIO0[1-9] - Instruction trace outputs -> GPIO
stroese13fdf8a2003-09-12 08:55:18 +0000363 * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs
364 * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs -> GPIO
365 * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs
366 * GPIO0[24-27] - UART0 control signal inputs/outputs
367 * GPIO0[28-29] - UART1 data signal input/output
368 * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs
369 */
Stefan Roeseafabb492010-09-12 06:21:37 +0200370#define CONFIG_SYS_GPIO0_OSRL 0x00000550
371#define CONFIG_SYS_GPIO0_OSRH 0x00000110
372#define CONFIG_SYS_GPIO0_ISR1L 0x00000000
373#define CONFIG_SYS_GPIO0_ISR1H 0x15555445
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200374#define CONFIG_SYS_GPIO0_TSRL 0x00000000
Stefan Roeseafabb492010-09-12 06:21:37 +0200375#define CONFIG_SYS_GPIO0_TSRH 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200376#define CONFIG_SYS_GPIO0_TCR 0x77FE0014
stroese13fdf8a2003-09-12 08:55:18 +0000377
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200378#define CONFIG_SYS_DUART_RST (0x80000000 >> 14)
379#define CONFIG_SYS_EEPROM_WP (0x80000000 >> 0)
stroese13fdf8a2003-09-12 08:55:18 +0000380
381/*
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200382 * Default speed selection (cpu_plb_opb_ebc) in MHz.
stroese13fdf8a2003-09-12 08:55:18 +0000383 * This value will be set if iic boot eprom is disabled.
384 */
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200385#if 1
wdenkc837dcb2004-01-20 23:12:12 +0000386#define PLLMR0_DEFAULT PLLMR0_266_133_66_33
387#define PLLMR1_DEFAULT PLLMR1_266_133_66_33
stroese13fdf8a2003-09-12 08:55:18 +0000388#endif
389#if 0
wdenkc837dcb2004-01-20 23:12:12 +0000390#define PLLMR0_DEFAULT PLLMR0_200_100_50_33
391#define PLLMR1_DEFAULT PLLMR1_200_100_50_33
stroese13fdf8a2003-09-12 08:55:18 +0000392#endif
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200393#if 0
wdenkc837dcb2004-01-20 23:12:12 +0000394#define PLLMR0_DEFAULT PLLMR0_133_66_66_33
395#define PLLMR1_DEFAULT PLLMR1_133_66_66_33
stroese13fdf8a2003-09-12 08:55:18 +0000396#endif
397
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200398/*
399 * PCI OHCI controller
400 */
401#define CONFIG_USB_OHCI_NEW 1
402#define CONFIG_PCI_OHCI 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200403#define CONFIG_SYS_OHCI_SWAP_REG_ACCESS 1
404#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
405#define CONFIG_SYS_USB_OHCI_SLOT_NAME "ohci_pci"
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200406#define CONFIG_USB_STORAGE 1
407
Matthias Fuchs985edac2009-10-27 12:19:11 +0100408/*
409 * UBI
410 */
411#define CONFIG_CMD_UBI
412#define CONFIG_RBTREE
413#define CONFIG_MTD_DEVICE
414#define CONFIG_MTD_PARTITIONS
415#define CONFIG_CMD_MTDPARTS
416#define CONFIG_LZO
417
stroese13fdf8a2003-09-12 08:55:18 +0000418#endif /* __CONFIG_H */