blob: 9994cbafbffd8614ba4d45d6df7a72cb246167b9 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Simon Glass0e23fd82016-01-21 19:44:55 -07002/*
3 * Copyright (c) 2016 Google, Inc
4 * Written by Simon Glass <sjg@chromium.org>
Simon Glass0e23fd82016-01-21 19:44:55 -07005 */
6
7#include <common.h>
Kever Yang12406ae2016-08-12 17:57:48 +08008#include <clk.h>
Simon Glass0e23fd82016-01-21 19:44:55 -07009#include <div64.h>
10#include <dm.h>
11#include <pwm.h>
12#include <regmap.h>
13#include <syscon.h>
14#include <asm/io.h>
Simon Glass0e23fd82016-01-21 19:44:55 -070015#include <asm/arch/pwm.h>
16#include <power/regulator.h>
17
Simon Glass0e23fd82016-01-21 19:44:55 -070018struct rk_pwm_priv {
19 struct rk3288_pwm *regs;
Kever Yang12406ae2016-08-12 17:57:48 +080020 ulong freq;
Kever Yang874ee592017-04-24 10:27:50 +080021 uint enable_conf;
Simon Glass0e23fd82016-01-21 19:44:55 -070022};
23
Kever Yang874ee592017-04-24 10:27:50 +080024static int rk_pwm_set_invert(struct udevice *dev, uint channel, bool polarity)
25{
26 struct rk_pwm_priv *priv = dev_get_priv(dev);
27
28 debug("%s: polarity=%u\n", __func__, polarity);
Kever Yang06f4e362017-07-19 19:54:23 +080029 priv->enable_conf &= ~(PWM_DUTY_MASK | PWM_INACTIVE_MASK);
Kever Yang874ee592017-04-24 10:27:50 +080030 if (polarity)
31 priv->enable_conf |= PWM_DUTY_NEGATIVE | PWM_INACTIVE_POSTIVE;
32 else
33 priv->enable_conf |= PWM_DUTY_POSTIVE | PWM_INACTIVE_NEGATIVE;
34
35 return 0;
36}
37
Simon Glass0e23fd82016-01-21 19:44:55 -070038static int rk_pwm_set_config(struct udevice *dev, uint channel, uint period_ns,
39 uint duty_ns)
40{
41 struct rk_pwm_priv *priv = dev_get_priv(dev);
42 struct rk3288_pwm *regs = priv->regs;
43 unsigned long period, duty;
44
45 debug("%s: period_ns=%u, duty_ns=%u\n", __func__, period_ns, duty_ns);
46 writel(PWM_SEL_SRC_CLK | PWM_OUTPUT_LEFT | PWM_LP_DISABLE |
Kever Yang874ee592017-04-24 10:27:50 +080047 PWM_CONTINUOUS | priv->enable_conf |
Simon Glass0e23fd82016-01-21 19:44:55 -070048 RK_PWM_DISABLE,
49 &regs->ctrl);
50
Kever Yang12406ae2016-08-12 17:57:48 +080051 period = lldiv((uint64_t)(priv->freq / 1000) * period_ns, 1000000);
52 duty = lldiv((uint64_t)(priv->freq / 1000) * duty_ns, 1000000);
Simon Glass0e23fd82016-01-21 19:44:55 -070053
54 writel(period, &regs->period_hpr);
55 writel(duty, &regs->duty_lpr);
56 debug("%s: period=%lu, duty=%lu\n", __func__, period, duty);
57
58 return 0;
59}
60
61static int rk_pwm_set_enable(struct udevice *dev, uint channel, bool enable)
62{
63 struct rk_pwm_priv *priv = dev_get_priv(dev);
64 struct rk3288_pwm *regs = priv->regs;
65
66 debug("%s: Enable '%s'\n", __func__, dev->name);
67 clrsetbits_le32(&regs->ctrl, RK_PWM_ENABLE, enable ? RK_PWM_ENABLE : 0);
68
69 return 0;
70}
71
72static int rk_pwm_ofdata_to_platdata(struct udevice *dev)
73{
74 struct rk_pwm_priv *priv = dev_get_priv(dev);
Simon Glass0e23fd82016-01-21 19:44:55 -070075
Kever Yangf9326ec2018-02-08 21:15:21 +080076 priv->regs = (struct rk3288_pwm *)dev_read_addr(dev);
Simon Glass0e23fd82016-01-21 19:44:55 -070077
78 return 0;
79}
80
81static int rk_pwm_probe(struct udevice *dev)
82{
83 struct rk_pwm_priv *priv = dev_get_priv(dev);
Kever Yang12406ae2016-08-12 17:57:48 +080084 struct clk clk;
85 int ret = 0;
Simon Glass0e23fd82016-01-21 19:44:55 -070086
Kever Yang12406ae2016-08-12 17:57:48 +080087 ret = clk_get_by_index(dev, 0, &clk);
88 if (ret < 0) {
89 debug("%s get clock fail!\n", __func__);
90 return -EINVAL;
91 }
92 priv->freq = clk_get_rate(&clk);
Simon Glass38510592017-05-31 17:57:25 -060093 priv->enable_conf = PWM_DUTY_POSTIVE | PWM_INACTIVE_POSTIVE;
Kever Yang12406ae2016-08-12 17:57:48 +080094
Simon Glass0e23fd82016-01-21 19:44:55 -070095 return 0;
96}
97
98static const struct pwm_ops rk_pwm_ops = {
Kever Yang874ee592017-04-24 10:27:50 +080099 .set_invert = rk_pwm_set_invert,
Simon Glass0e23fd82016-01-21 19:44:55 -0700100 .set_config = rk_pwm_set_config,
101 .set_enable = rk_pwm_set_enable,
102};
103
104static const struct udevice_id rk_pwm_ids[] = {
105 { .compatible = "rockchip,rk3288-pwm" },
106 { }
107};
108
109U_BOOT_DRIVER(rk_pwm) = {
110 .name = "rk_pwm",
111 .id = UCLASS_PWM,
112 .of_match = rk_pwm_ids,
113 .ops = &rk_pwm_ops,
114 .ofdata_to_platdata = rk_pwm_ofdata_to_platdata,
115 .probe = rk_pwm_probe,
116 .priv_auto_alloc_size = sizeof(struct rk_pwm_priv),
117};