blob: f581fe5e23f4277f81e2759e0efb7119030e53bf [file] [log] [blame]
wdenk6310eb92005-01-09 21:28:15 +00001/*
2 * (C) Copyright 2002
3 * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
4 *
5 * (C) Copyright 2002
6 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
7 * Marius Groeger <mgroeger@sysgo.de>
8 *
9 * Configuration settings for the PLEB 2 board.
10 *
11 * See file CREDITS for list of people who contributed to this
12 * project.
13 *
14 * This program is free software; you can redistribute it and/or
15 * modify it under the terms of the GNU General Public License as
16 * published by the Free Software Foundation; either version 2 of
17 * the License, or (at your option) any later version.
18 *
19 * This program is distributed in the hope that it will be useful,
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 * GNU General Public License for more details.
23 *
24 * You should have received a copy of the GNU General Public License
25 * along with this program; if not, write to the Free Software
26 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
27 * MA 02111-1307 USA
28 */
29
30#ifndef __CONFIG_H
31#define __CONFIG_H
32
33/*
wdenk6310eb92005-01-09 21:28:15 +000034 * High Level Configuration Options
35 * (easy to change)
36 */
37#define CONFIG_PXA250 1 /* This is an PXA255 CPU */
38#define CONFIG_PLEB2 1 /* on an PLEB2 Board */
39#undef CONFIG_LCD
40#undef CONFIG_MMC
41#define BOARD_LATE_INIT 1
42
43#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
44
45/*
46 * Size of malloc() pool
47 */
48#define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
49#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
50
51/*
52 * Hardware drivers
53 */
54
55/* None - PLEB 2 doesn't have any of this.
56 #define CONFIG_DRIVER_LAN91C96
57 #define CONFIG_LAN91C96_BASE 0x0C000000 */
58
59/*
60 * select serial console configuration
61 */
62#define CONFIG_FFUART 1 /* we use FFUART on PLEB 2 */
63
64/* allow to overwrite serial and ethaddr */
65#define CONFIG_ENV_OVERWRITE
66
67#define CONFIG_BAUDRATE 115200
68
wdenk6310eb92005-01-09 21:28:15 +000069
Jon Loeliger26a34562007-07-04 22:33:17 -050070/*
71 * Command line configuration.
72 */
73#include <config_cmd_default.h>
74
75#undef CONFIG_CMD_NET
76
wdenk6310eb92005-01-09 21:28:15 +000077
78#define CONFIG_BOOTDELAY 3
79#define CONFIG_ETHADDR 08:00:3e:26:0a:5b
80#define CONFIG_NETMASK 255.255.0.0
81#define CONFIG_IPADDR 192.168.0.21
82#define CONFIG_SERVERIP 192.168.0.250
83#define CONFIG_BOOTCOMMAND "bootm 40000"
84#define CONFIG_BOOTARGS "root=/dev/mtdblock2 prompt_ramdisk=0 load_ramdisk=1 console=ttyS0,115200"
85
86#define CONFIG_CMDLINE_TAG
87#define CONFIG_INITRD_TAG
88#define CONFIG_SETUP_MEMORY_TAGS
89
Jon Loeliger26a34562007-07-04 22:33:17 -050090#if defined(CONFIG_CMD_KGDB)
wdenk6310eb92005-01-09 21:28:15 +000091#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
92#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
93#endif
94
95/*
96 * Miscellaneous configurable options
97 */
98#define CFG_HUSH_PARSER 1
99#define CFG_PROMPT_HUSH_PS2 "> "
100
101#define CFG_LONGHELP /* undef to save memory */
102#ifdef CFG_HUSH_PARSER
103#define CFG_PROMPT "$ " /* Monitor Command Prompt */
104#else
105#define CFG_PROMPT "=> " /* Monitor Command Prompt */
106#endif
107#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
108#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
109#define CFG_MAXARGS 16 /* max number of command args */
110#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
111#define CFG_DEVICE_NULLDEV 1
112
113#define CFG_MEMTEST_START 0xa0400000 /* memtest works on */
114#define CFG_MEMTEST_END 0xa0800000 /* 4 ... 8 MB in DRAM */
115
116#undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
117
118#define CFG_LOAD_ADDR 0xa2000000 /* default load address */
119
120#define CFG_HZ 3686400 /* incrementer freq: 3.6864 MHz */
121#define CFG_CPUSPEED 0x141 /* set core clock to 200/200/100 MHz */
122
123 /* valid baudrates */
124#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
125
126/*
127 * Stack sizes
128 *
129 * The stack sizes are set up in start.S using the settings below
130 */
131#define CONFIG_STACKSIZE (128*1024) /* regular stack */
132#ifdef CONFIG_USE_IRQ
133#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
134#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
135#endif
136
137/*
138 * Physical Memory Map
139 */
140#define CONFIG_NR_DRAM_BANKS 4 /* we have 2 banks of DRAM */
141#define PHYS_SDRAM_1 0xa0000000 /* SDRAM Bank #1 */
142#define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
143#define PHYS_SDRAM_2 0xa4000000 /* SDRAM Bank #2 */
144#define PHYS_SDRAM_2_SIZE 0x00000000 /* 0 MB */
145#define PHYS_SDRAM_3 0xa8000000 /* SDRAM Bank #3 */
146#define PHYS_SDRAM_3_SIZE 0x00000000 /* 0 MB */
147#define PHYS_SDRAM_4 0xac000000 /* SDRAM Bank #4 */
148#define PHYS_SDRAM_4_SIZE 0x00000000 /* 0 MB */
149
150#define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
151#define PHYS_FLASH_2 0x04000000 /* Flash Bank #2 */
152#define PHYS_FLASH_SIZE 0x00800000 /* 4 MB */
153
154/* Not entirely sure about this - DS/CHC */
155#define PHYS_FLASH_BANK_SIZE 0x02000000 /* 32 MB Banks */
156#define PHYS_FLASH_SECT_SIZE 0x00010000 /* 64 KB sectors (x2) */
157
158#define CFG_DRAM_BASE PHYS_SDRAM_1
159#define CFG_DRAM_SIZE PHYS_SDRAM_1_SIZE
160
161#define CFG_FLASH_BASE PHYS_FLASH_1
162#define CFG_MONITOR_BASE CFG_FLASH_BASE
163
164/*
165 * GPIO settings
166 */
167#define CFG_GPSR0_VAL 0x00000000 /* Don't set anything */
168#define CFG_GPSR1_VAL 0x00000080
169#define CFG_GPSR2_VAL 0x00000000
170
171#define CFG_GPCR0_VAL 0x00000000 /* Don't clear anything */
172#define CFG_GPCR1_VAL 0x00000000
173#define CFG_GPCR2_VAL 0x00000000
174
175#define CFG_GPDR0_VAL 0x00000000
176#define CFG_GPDR1_VAL 0x000007C3
177#define CFG_GPDR2_VAL 0x00000000
178
179/* Edge detect registers (these are set by the kernel) */
180#define CFG_GRER0_VAL 0x00000000
181#define CFG_GRER1_VAL 0x00000000
182#define CFG_GRER2_VAL 0x00000000
183#define CFG_GFER0_VAL 0x00000000
184#define CFG_GFER1_VAL 0x00000000
185#define CFG_GFER2_VAL 0x00000000
186
187#define CFG_GAFR0_L_VAL 0x00000000
188#define CFG_GAFR0_U_VAL 0x00000000
189#define CFG_GAFR1_L_VAL 0x00008010 /* Use FF UART Send and Receive */
190#define CFG_GAFR1_U_VAL 0x00000000
191#define CFG_GAFR2_L_VAL 0x00000000
192#define CFG_GAFR2_U_VAL 0x00000000
193
194#define CFG_PSSR_VAL 0x20
195#define CFG_CCCR_VAL 0x00000141 /* 100 MHz memory, 200 MHz CPU */
196#define CFG_CKEN_VAL 0x00000060 /* FFUART and STUART enabled */
197#define CFG_ICMR_VAL 0x00000000 /* No interrupts enabled */
198
199/*
200 * Memory settings
201 */
202#define CFG_MSC0_VAL 0x00007FF0 /* Not properly calculated - FIXME (DS) */
203#define CFG_MSC1_VAL 0x00000000
204#define CFG_MSC2_VAL 0x00000000
205
206#define CFG_MDCNFG_VAL 0x00000aC9 /* Memory timings for the SDRAM.
207 tRP=2, CL=2, tRCD=2, tRAS=5, tRC=8 */
208
wdenk400558b2005-04-02 23:52:25 +0000209#define CFG_MDREFR_VAL 0x00403018 /* Initial setting, individual */
210 /* bits set in lowlevel_init.S */
wdenk6310eb92005-01-09 21:28:15 +0000211#define CFG_MDMRS_VAL 0x00000000
212
213/*
214 * PCMCIA and CF Interfaces
215 */
216#define CFG_MECR_VAL 0x00000000 /* Hangover from Lubbock.
217 Needs calculating. (DS/CHC) */
218#define CFG_MCMEM0_VAL 0x00010504
219#define CFG_MCMEM1_VAL 0x00010504
220#define CFG_MCATT0_VAL 0x00010504
221#define CFG_MCATT1_VAL 0x00010504
222#define CFG_MCIO0_VAL 0x00004715
223#define CFG_MCIO1_VAL 0x00004715
224
225/*
226 * FLASH and environment organization
227 */
228#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
229#define CFG_MAX_FLASH_SECT 64 /* max number of sectors on one chip */
230
231/* timeout values are in ticks */
232/* FIXME */
233#define CFG_FLASH_ERASE_TOUT (25*CFG_HZ) /* Timeout for Flash Erase */
234#define CFG_FLASH_WRITE_TOUT (25*CFG_HZ) /* Timeout for Flash Write */
235
236/* Flash protection */
237#define CFG_FLASH_PROTECTION 1
238
239/* FIXME */
240#define CFG_ENV_IS_IN_FLASH 1
241#define CFG_ENV_ADDR (PHYS_FLASH_1 + 0x3C000) /* Addr of Environment Sector */
242#define CFG_ENV_SIZE 0x4000 /* Total Size of Environment */
243#define CFG_ENV_SECT_SIZE 0x20000
244
245/* Option added to get around byte ordering issues in the flash driver */
246#define CFG_LITTLE_ENDIAN 1
247
248#endif /* __CONFIG_H */