Gitiles
Code Review
Sign In
gerrit.cesnet.cz
/
github
/
trini
/
u-boot
/
refs/heads/WIP-01Mar2018
/
.
/
tools
/
binman
/
test
tree: 2dfefab3474a79c38d9cd92f0b32581b0041565a [
path history
]
[
tgz
]
01_invalid.dts
02_missing_node.dts
03_empty.dts
04_invalid_entry.dts
05_simple.dts
06_dual_image.dts
07_bad_align.dts
08_pack.dts
09_pack_extra.dts
10_pack_align_power2.dts
11_pack_align_size_power2.dts
12_pack_inv_align.dts
13_pack_inv_size_align.dts
14_pack_overlap.dts
15_pack_overflow.dts
16_pack_image_overflow.dts
17_pack_image_size.dts
18_pack_image_align.dts
19_pack_inv_image_align.dts
20_pack_inv_image_align_power2.dts
21_image_pad.dts
22_image_name.dts
23_blob.dts
24_sorted.dts
25_pack_zero_size.dts
26_pack_u_boot_dtb.dts
27_pack_4gb_no_size.dts
28_pack_4gb_outside.dts
29_x86-rom.dts
30_x86-rom-me-no-desc.dts
31_x86-rom-me.dts
32_intel-vga.dts
33_x86-start16.dts
34_x86_ucode.dts
35_x86_single_ucode.dts
36_u_boot_img.dts
37_x86_no_ucode.dts
38_x86_ucode_missing_node.dts
39_x86_ucode_missing_node2.dts
40_x86_ucode_not_in_image.dts
41_unknown_pos_size.dts
42_intel-fsp.dts
43_intel-cmc.dts
44_x86_optional_ucode.dts
45_prop_test.dts
46_intel-vbt.dts
47_spl_bss_pad.dts
48_x86-start16-spl.dts
49_x86_ucode_spl.dts
50_intel_mrc.dts
51_u_boot_spl_dtb.dts
52_u_boot_spl_nodtb.dts
53_symbols.dts
Makefile
bss_data
bss_data.c
bss_data.lds
descriptor.bin
u_boot_binman_syms
u_boot_binman_syms.c
u_boot_binman_syms.lds
u_boot_binman_syms_bad
u_boot_binman_syms_bad.c
⇨
u_boot_binman_syms.c
u_boot_binman_syms_bad.lds
u_boot_binman_syms_size
u_boot_binman_syms_size.c
u_boot_no_ucode_ptr
u_boot_no_ucode_ptr.c
u_boot_ucode_ptr
u_boot_ucode_ptr.c
u_boot_ucode_ptr.lds